| /llvm-project-15.0.7/compiler-rt/lib/gwp_asan/tests/ |
| H A D | alignment.cpp | 22 static uintptr_t alignDown(uintptr_t Ptr, size_t Alignment) { in alignDown() function in AlignmentTestGPA 23 return GuardedPoolAllocator::alignDown(Ptr, Alignment); in alignDown() 52 EXPECT_EQ(0x7fffu, AlignmentTestGPA::alignDown( in TEST() 59 EXPECT_EQ(0x7000u, AlignmentTestGPA::alignDown( in TEST() 66 EXPECT_EQ(0x4000u, AlignmentTestGPA::alignDown( in TEST() 75 EXPECT_EQ(0x7000u, AlignmentTestGPA::alignDown( in TEST() 82 EXPECT_EQ(0x7000u, AlignmentTestGPA::alignDown( in TEST() 89 EXPECT_EQ(0x4000u, AlignmentTestGPA::alignDown( in TEST() 98 EXPECT_EQ(0x5001u, AlignmentTestGPA::alignDown( in TEST() 105 EXPECT_EQ(0x5000u, AlignmentTestGPA::alignDown( in TEST() [all …]
|
| /llvm-project-15.0.7/openmp/libomptarget/plugins/amdgpu/impl/ |
| H A D | internal.h | 135 template <typename T> inline T alignDown(T value, size_t alignment) { in alignDown() function 139 template <typename T> inline T *alignDown(T *value, size_t alignment) { in alignDown() function 140 return reinterpret_cast<T *>(alignDown((intptr_t)value, alignment)); in alignDown() 144 return alignDown((T)(value + alignment - 1), alignment); in alignUp() 149 alignDown((intptr_t)(value + alignment - 1), alignment)); in alignUp()
|
| /llvm-project-15.0.7/compiler-rt/lib/gwp_asan/ |
| H A D | guarded_pool_allocator.cpp | 183 uintptr_t GuardedPoolAllocator::alignDown(uintptr_t Ptr, size_t Alignment) { in alignDown() function in gwp_asan::GuardedPoolAllocator 239 UserPtr = alignDown(SlotEnd - Size, Alignment); in allocate()
|
| H A D | guarded_pool_allocator.h | 128 static uintptr_t alignDown(uintptr_t Ptr, size_t Alignment);
|
| /llvm-project-15.0.7/llvm/lib/Target/AMDGPU/ |
| H A D | AMDGPULowerKernelArguments.cpp | 142 int64_t AlignDownOffset = alignDown(EltOffset, 4); in runOnFunction()
|
| H A D | SIRegisterInfo.cpp | 540 unsigned BaseIdx = alignDown(ST.getMaxNumSGPRs(MF), 4) - 4; in reservedPrivateSegmentBufferReg()
|
| /llvm-project-15.0.7/llvm/lib/Target/AMDGPU/Utils/ |
| H A D | AMDGPUBaseInfo.cpp | 769 MinNumSGPRs = alignDown(MinNumSGPRs, getSGPRAllocGranule(STI)) + 1; in getMinNumSGPRs() 786 MaxNumSGPRs = alignDown(MaxNumSGPRs, getSGPRAllocGranule(STI)); in getMaxNumSGPRs() 883 alignDown(getTotalNumVGPRs(STI) / (WavesPerEU + 1), in getMinNumVGPRs() 891 unsigned MaxNumVGPRs = alignDown(getTotalNumVGPRs(STI) / WavesPerEU, in getMaxNumVGPRs() 2302 const uint32_t MaxImm = alignDown(4095, Alignment.value()); in splitMUBUFOffset()
|
| /llvm-project-15.0.7/lld/ELF/ |
| H A D | ARMErrataFix.cpp | 173 sourceAddr = alignDown(sourceAddr, 4); in getThumbDestAddr()
|
| H A D | LinkerScript.cpp | 1234 return alignDown(min, config->maxPageSize); in computeBase() 1264 min = alignDown(min - headerSize, config->maxPageSize); in allocateHeaders()
|
| H A D | Writer.cpp | 2888 alignDown(p->firstSec->offset + p->p_filesz, 4), in writeTrapInstr()
|
| /llvm-project-15.0.7/llvm/unittests/Support/ |
| H A D | BinaryStreamTest.cpp | 29 : Data(Data), PartitionIndex(alignDown(Data.size() / 2, Align)), in BrokenStream() 136 uint64_t PartitionIndex = alignDown(InputData.size() / 2, Align); in initializeInput()
|
| /llvm-project-15.0.7/llvm/lib/Target/Hexagon/ |
| H A D | HexagonConstExtenders.cpp | 1082 int32_t Min = -alignDown((1<<S)-1, A); in getOffsetRange() 1122 int32_t Min = -alignDown((1<<S)-1, A); in getOffsetRange() 1287 int32_t D = alignDown(32767, Ranges[I-Begin].Align); // XXX hardcoded in assignInits()
|
| /llvm-project-15.0.7/llvm/lib/Transforms/InstCombine/ |
| H A D | InstCombineSimplifyDemanded.cpp | 857 NLZ = alignDown(NLZ, 8); in SimplifyDemandedUseBits() 858 NTZ = alignDown(NTZ, 8); in SimplifyDemandedUseBits()
|
| H A D | InstCombineCalls.cpp | 1459 uint64_t LZ = alignDown(Known.countMinLeadingZeros(), 8); in visitCallInst() 1460 uint64_t TZ = alignDown(Known.countMinTrailingZeros(), 8); in visitCallInst()
|
| /llvm-project-15.0.7/lldb/source/Plugins/Process/Linux/ |
| H A D | NativeRegisterContextLinux_ppc64le.cpp | 557 addr_t begin = llvm::alignDown(addr, 8); in SetHardwareWatchpoint()
|
| /llvm-project-15.0.7/llvm/include/llvm/Support/ |
| H A D | MathExtras.h | 793 inline uint64_t alignDown(uint64_t Value, uint64_t Align, uint64_t Skew = 0) {
|
| /llvm-project-15.0.7/bolt/lib/Core/ |
| H A D | BinaryContext.cpp | 1899 if (alignDown(SegInfo.FileOffset, SegInfo.Alignment) == FileOffset) { in getBaseAddressForMapping() 1901 const uint64_t MemOffset = alignDown(SegInfo.Address, SegInfo.Alignment); in getBaseAddressForMapping()
|
| /llvm-project-15.0.7/llvm/lib/Target/X86/ |
| H A D | X86FrameLowering.cpp | 783 const unsigned BoundOffset = alignDown(Offset, StackProbeSize); in emitStackProbeInlineGenericLoop() 2473 return alignDown(MFI.getMaxCallFrameSize(), getStackAlign().value()) + in getWin64EHFrameIndexRef()
|
| H A D | X86TargetTransformInfo.cpp | 1136 int ExtractIndex = alignDown((Index % NumElts), NumSubElts); in getShuffleCost()
|
| /llvm-project-15.0.7/clang/lib/AST/ |
| H A D | RecordLayoutBuilder.cpp | 2982 llvm::alignDown(FieldBitOffset, Context.toBits(Info.Alignment)) + in layoutBitField()
|
| H A D | ExprConstant.cpp | 9195 ? llvm::alignDown(Result.Offset.getQuantity(), Alignment64) in VisitBuiltinCallExpr()
|
| /llvm-project-15.0.7/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | TargetLowering.cpp | 2124 NLZ = alignDown(NLZ, 8); in SimplifyDemandedBits() 2125 NTZ = alignDown(NTZ, 8); in SimplifyDemandedBits()
|
| H A D | LegalizeIntegerTypes.cpp | 5197 DAG.getConstant(alignDown(IdxVal, NElts), dl, in PromoteIntRes_EXTRACT_SUBVECTOR()
|
| H A D | SelectionDAGBuilder.cpp | 3693 int NewStartIdx = alignDown(Idx, MaskNumElts); in visitShuffleVector()
|
| /llvm-project-15.0.7/llvm/lib/Transforms/Vectorize/ |
| H A D | SLPVectorizer.cpp | 6204 OffsetBeg = alignDown(OffsetBeg, VecSz, Offset); in getEntryCost()
|