Reland "[mips][mt][6/7] Add support for mftr, mttr instructions."This adjusts the tests to hopfully pacify thellvm-clang-x86_64-expensive-checks-win buildbot.Unlike many other instructions, thes
Reland "[mips][mt][6/7] Add support for mftr, mttr instructions."This adjusts the tests to hopfully pacify thellvm-clang-x86_64-expensive-checks-win buildbot.Unlike many other instructions, these instructions have aliases whichtake coprocessor registers, gpr register, accumulator (and dsp accumulator)registers, floating point registers, floating point control registers andcoprocessor 2 data and control operands.For the moment, these aliases are treated as pseudo instructions which areexpanded into the underlying instruction. As a result, disassembling theseinstructions shows the underlying instruction and not the alias.Reviewers: slthakur, atanasyanDifferential Revision: https://reviews.llvm.org/D35253llvm-svn: 318207
show more ...
Revert "Reland "[mips][mt][6/7] Add support for mftr, mttr instructions.""This reverts r310834. It didn't pacify the buildbot, FileCheck is stillcrashing.llvm-svn: 310854
Reland "[mips][mt][6/7] Add support for mftr, mttr instructions."This adjusts the tests to hopfully pacify the llvm-clang-x86_64-expensive-checks-winbuildbot.Unlike many other instructions, thes
Reland "[mips][mt][6/7] Add support for mftr, mttr instructions."This adjusts the tests to hopfully pacify the llvm-clang-x86_64-expensive-checks-winbuildbot.Unlike many other instructions, these instructions have aliases whichtake coprocessor registers, gpr register, accumulator (and dsp accumulator)registers, floating point registers, floating point control registers andcoprocessor 2 data and control operands.For the moment, these aliases are treated as pseudo instructions which areexpanded into the underlying instruction. As a result, disassembling theseinstructions shows the underlying instruction and not the alias.Reviewers: slthakur, atanasyanDifferential Revision: https://reviews.llvm.org/D35253llvm-svn: 310834
Revert "Reland "[mips][mt][6/7] Add support for mftr, mttr instructions.""FileCheck is crashing on in the input file, so reverting again whileI investigate.This reverts r308023.llvm-svn: 308030
Reland "[mips][mt][6/7] Add support for mftr, mttr instructions.""Unlike many other instructions, these instructions have aliases whichtake coprocessor registers, gpr register, accumulator (and ds
Reland "[mips][mt][6/7] Add support for mftr, mttr instructions.""Unlike many other instructions, these instructions have aliases whichtake coprocessor registers, gpr register, accumulator (and dsp accumulator)registers, floating point registers, floating point control registers andcoprocessor 2 data and control operands.For the moment, these aliases are treated as pseudo instructions which areexpanded into the underlying instruction. As a result, disassembling theseinstructions shows the underlying instruction and not the alias.Reviewers: slthakur, atanasyanDifferential Revision: https://reviews.llvm.org/D35253The last version of this patch broke one of the expensive checks buildbots,this version changes the failing test/MC/Mips/mt/invalid.s and other invalidtests to write the errors to a file and run FileCheck on that, rather thanrelying on the 'not llvm-mc ... <%s 2>&1 | Filecheck %s' idiom.Hopefully this will sarisfy the buildbot.llvm-svn: 308023
Revert "[mips][mt][6/7] Add support for mftr, mttr instructions."This reverts r307836, it broke one of the buildbots. Revertingwhile I investigate.llvm-svn: 307939
[mips][mt][6/7] Add support for mftr, mttr instructions.Unlike many other instructions, these instructions have aliases whichtake coprocessor registers, gpr register, accumulator (and dsp accumula
[mips][mt][6/7] Add support for mftr, mttr instructions.Unlike many other instructions, these instructions have aliases whichtake coprocessor registers, gpr register, accumulator (and dsp accumulator)registers, floating point registers, floating point control registers andcoprocessor 2 data and control operands.For the moment, these aliases are treated as pseudo instructions which areexpanded into the underlying instruction. As a result, disassembling theseinstructions shows the underlying instruction and not the alias.Reviewers: slthakur, atanasyanDifferential Revision: https://reviews.llvm.org/D35253llvm-svn: 307836
[mips][mt][5/7] Add support for fork and yield instructions.Reviewers: slthakur, atanasyanDifferential Revision: https://reviews.llvm.org/D35252llvm-svn: 307808
[mips][mt][4/7] Add IAS support for dvpe, evpe instructions.Reviewers: slthakur, atanasyanDifferential Revision: https://reviews.llvm.org/D35251llvm-svn: 307793
[mips][mt] Add missing files from last commitllvm-svn: 307779