Home
last modified time | relevance | path

Searched refs:getSubReg (Results 1 – 25 of 153) sorted by relevance

1234567

/llvm-project-15.0.7/llvm/lib/Target/PowerPC/
H A DPPCExpandAtomicPseudoInsts.cpp106 Register DstHi = TRI->getSubReg(Dst, PPC::sub_gp8_x0); in expandMI()
107 Register DstLo = TRI->getSubReg(Dst, PPC::sub_gp8_x1); in expandMI()
150 Register OldHi = TRI->getSubReg(Old, PPC::sub_gp8_x0); in expandAtomicRMW128()
151 Register OldLo = TRI->getSubReg(Old, PPC::sub_gp8_x1); in expandAtomicRMW128()
153 Register ScratchHi = TRI->getSubReg(Scratch, PPC::sub_gp8_x0); in expandAtomicRMW128()
154 Register ScratchLo = TRI->getSubReg(Scratch, PPC::sub_gp8_x1); in expandAtomicRMW128()
227 Register OldHi = TRI->getSubReg(Old, PPC::sub_gp8_x0); in expandAtomicCmpSwap128()
228 Register OldLo = TRI->getSubReg(Old, PPC::sub_gp8_x1); in expandAtomicCmpSwap128()
230 Register ScratchHi = TRI->getSubReg(Scratch, PPC::sub_gp8_x0); in expandAtomicCmpSwap128()
231 Register ScratchLo = TRI->getSubReg(Scratch, PPC::sub_gp8_x1); in expandAtomicCmpSwap128()
/llvm-project-15.0.7/llvm/lib/CodeGen/
H A DPeepholeOptimizer.cpp514 if (UseSrcSubIdx && UseMO.getSubReg() != SubIdx) in INITIALIZE_PASS_DEPENDENCY()
954 if (MODef.getSubReg()) in getNextRewritableSource()
997 if (MOExtractedReg.getSubReg()) in getNextRewritableSource()
1074 if ((Src.SubReg = MOInsertedReg.getSubReg())) in getNextRewritableSource()
1084 return MODef.getSubReg() == 0; in getNextRewritableSource()
1855 if (DefOp.getSubReg() != DefSubReg) in getNextSourceFromBitcast()
1898 if (Def->getOperand(DefIdx).getSubReg()) in getNextSourceFromRegSequence()
1942 if (Def->getOperand(DefIdx).getSubReg()) in getNextSourceFromInsertSubreg()
2033 if (Def->getOperand(2).getSubReg()) in getNextSourceFromSubregToReg()
2047 if (Def->getOperand(0).getSubReg() != DefSubReg) in getNextSourceFromPHI()
[all …]
H A DDetectDeadLanes.cpp156 unsigned SrcSubIdx = MO.getSubReg(); in isCrossCopy()
195 unsigned MOSubReg = MO.getSubReg(); in addUsedLanesOnOperand()
291 TRI->reverseComposeSubRegIndexLaneMask(Use.getSubReg(), DefinedLanes); in transferDefinedLanesStep()
340 assert(Def.getSubReg() == 0 && in transferDefinedLanes()
392 unsigned MOSubReg = MO.getSubReg(); in determineInitialDefinedLanes()
406 assert(Def.getSubReg() == 0 && in determineInitialDefinedLanes()
421 unsigned SubReg = MO.getSubReg(); in determineInitialUsedLanes()
454 unsigned SubReg = MO.getSubReg(); in isUndefRegAtInput()
H A DCalcSpillWeights.cpp52 Sub = MI->getOperand(0).getSubReg(); in copyHint()
54 HSub = MI->getOperand(1).getSubReg(); in copyHint()
56 Sub = MI->getOperand(1).getSubReg(); in copyHint()
58 HSub = MI->getOperand(0).getSubReg(); in copyHint()
68 MCRegister CopiedPReg = HSub ? TRI.getSubReg(HReg, HSub) : HReg.asMCReg(); in copyHint()
H A DRegAllocFast.cpp857 unsigned SubRegIdx = MO.getSubReg(); in allocVirtRegUndef()
859 PhysReg = TRI->getSubReg(PhysReg, SubRegIdx); in allocVirtRegUndef()
888 if (MO.getSubReg() && !MO.isUndef()) { in defineLiveThroughVirtReg()
975 if (MI.isCopy() && MI.getOperand(1).getSubReg() == 0) { in useVirtReg()
1003 if (!MO.getSubReg()) { in setPhysReg()
1010 MO.setReg(PhysReg ? TRI->getSubReg(PhysReg, MO.getSubReg()) : MCRegister()); in setPhysReg()
1153 (MO.getSubReg() != 0 && !MO.isUndef())) in allocateInstruction()
1237 (MO0.getSubReg() == 0 && !MO0.isUndef()); in allocateInstruction()
1255 (MO.getSubReg() && !MO.isUndef())) { in allocateInstruction()
1284 if (MO.getSubReg() != 0) { in allocateInstruction()
[all …]
H A DLiveRangeEdit.cpp137 if (MO.getSubReg()) { in allUsesAvailableAt()
139 LaneBitmask LM = TRI->getSubRegIndexLaneMask(MO.getSubReg()); in allUsesAvailableAt()
217 if (MO.getSubReg()) in foldAsLoad()
266 unsigned SubReg = MO.getSubReg(); in useIsKill()
311 DestSubReg = MI->getOperand(0).getSubReg(); in eliminateDeadDef()
H A DTargetInstrInfo.cpp185 unsigned SubReg0 = HasDef ? MI.getOperand(0).getSubReg() : 0; in commuteInstructionImpl()
186 unsigned SubReg1 = MI.getOperand(Idx1).getSubReg(); in commuteInstructionImpl()
187 unsigned SubReg2 = MI.getOperand(Idx2).getSubReg(); in commuteInstructionImpl()
452 if (FoldOp.getSubReg() || LiveOp.getSubReg()) in canFoldCopy()
538 TII.getStackSlotRange(RC, MO.getSubReg(), SpillSize, SpillOffset, MF); in foldPatchpoint()
584 if (auto SubReg = MI.getOperand(OpIdx).getSubReg()) { in foldMemoryOperand()
932 if (Register::isVirtualRegister(DefReg) && MI.getOperand(0).getSubReg() && in isReallyTriviallyReMaterializableGeneric()
1287 InputRegs.push_back(RegSubRegPairAndIdx(MOReg.getReg(), MOReg.getSubReg(), in getRegSequenceInputs()
1313 InputReg.SubReg = MOReg.getSubReg(); in getExtractSubregInputs()
1338 BaseReg.SubReg = MOBaseReg.getSubReg(); in getInsertSubregInputs()
[all …]
/llvm-project-15.0.7/llvm/lib/Target/VE/
H A DVERegisterInfo.cpp148 inline MCRegister getSubReg(MCRegister Reg, unsigned Idx) const { in getSubReg() function in EliminateFrameIndex
149 return TRI.getSubReg(Reg, Idx); in getSubReg()
251 Register SrcHiReg = getSubReg(SrcReg, VE::sub_even); in processSTQ()
252 Register SrcLoReg = getSubReg(SrcReg, VE::sub_odd); in processSTQ()
272 Register DestHiReg = getSubReg(DestReg, VE::sub_even); in processLDQ()
273 Register DestLoReg = getSubReg(DestReg, VE::sub_odd); in processLDQ()
382 Register SrcLoReg = getSubReg(SrcReg, VE::sub_vm_odd); in processSTVM512()
383 Register SrcHiReg = getSubReg(SrcReg, VE::sub_vm_even); in processSTVM512()
428 Register DestLoReg = getSubReg(DestReg, VE::sub_vm_odd); in processLDVM512()
429 Register DestHiReg = getSubReg(DestReg, VE::sub_vm_even); in processLDVM512()
/llvm-project-15.0.7/llvm/lib/Target/SystemZ/
H A DSystemZRegisterInfo.cpp33 MO.getSubReg() == SystemZ::subreg_l32 || in getRC32()
34 MO.getSubReg() == SystemZ::subreg_hl32) in getRC32()
37 MO.getSubReg() == SystemZ::subreg_h32 || in getRC32()
38 MO.getSubReg() == SystemZ::subreg_hh32) in getRC32()
114 if (MO->getSubReg()) in getRegAllocationHints()
115 PhysReg = getSubReg(PhysReg, MO->getSubReg()); in getRegAllocationHints()
116 if (VRRegMO->getSubReg()) in getRegAllocationHints()
117 PhysReg = getMatchingSuperReg(PhysReg, VRRegMO->getSubReg(), in getRegAllocationHints()
/llvm-project-15.0.7/llvm/lib/Target/AMDGPU/
H A DGCNPreRAOptimizations.cpp120 Register SrcSubReg = I.getOperand(1).getSubReg(); in processReg()
122 if (SrcSubReg != Def.getOperand(0).getSubReg()) in processReg()
134 I.getOperand(1).setSubReg(DefSrcMO.getSubReg()); in processReg()
155 switch (I.getOperand(0).getSubReg()) { in processReg()
H A DR600ExpandSpecialInstrs.cpp211 Src0 = TRI.getSubReg(Src0, SubRegIndex); in runOnMachineFunction()
212 Src1 = TRI.getSubReg(Src1, SubRegIndex); in runOnMachineFunction()
217 Src1 = TRI.getSubReg(Src0, SubRegIndex1); in runOnMachineFunction()
218 Src0 = TRI.getSubReg(Src0, SubRegIndex0); in runOnMachineFunction()
226 DstReg = TRI.getSubReg(DstReg, SubRegIndex); in runOnMachineFunction()
H A DSIFoldOperands.cpp622 if (RSUse.getSubReg() != RegSeqDstSubReg) in foldOperand()
730 !UseMI->getOperand(1).getSubReg()) { in foldOperand()
896 unsigned SubReg = OpToFold.getSubReg(); in foldOperand()
929 if (UseOp.getSubReg() == AMDGPU::sub0) { in foldOperand()
932 assert(UseOp.getSubReg() == AMDGPU::sub1); in foldOperand()
1309 Src0->getSubReg() != Src1->getSubReg() || in isClamp()
1310 Src0->getSubReg() != AMDGPU::NoSubRegister) in isClamp()
1463 Src0->getSubReg() == Src1->getSubReg() && in isOMod()
1542 while (UseMI->isCopy() && !Op->getSubReg()) { in tryFoldRegSequence()
1550 if (Op->getSubReg()) in tryFoldRegSequence()
[all …]
H A DSIFrameLowering.cpp172 Register TargetLo = TRI->getSubReg(TargetReg, AMDGPU::sub0); in buildGitPtr()
173 Register TargetHi = TRI->getSubReg(TargetReg, AMDGPU::sub1); in buildGitPtr()
235 FlatScrInitLo = TRI->getSubReg(FlatScrInit, AMDGPU::sub0); in emitEntryFunctionFlatScratchInit()
236 FlatScrInitHi = TRI->getSubReg(FlatScrInit, AMDGPU::sub1); in emitEntryFunctionFlatScratchInit()
274 FlatScrInitLo = TRI->getSubReg(FlatScratchInitReg, AMDGPU::sub0); in emitEntryFunctionFlatScratchInit()
275 FlatScrInitHi = TRI->getSubReg(FlatScratchInitReg, AMDGPU::sub1); in emitEntryFunctionFlatScratchInit()
547 Register Rsrc03 = TRI->getSubReg(ScratchRsrcReg, AMDGPU::sub3); in emitEntryFunctionScratchRsrcRegSetup()
587 Register Rsrc2 = TRI->getSubReg(ScratchRsrcReg, AMDGPU::sub2); in emitEntryFunctionScratchRsrcRegSetup()
588 Register Rsrc3 = TRI->getSubReg(ScratchRsrcReg, AMDGPU::sub3); in emitEntryFunctionScratchRsrcRegSetup()
1341 SavedRegs.set(TRI->getSubReg(RetAddrReg, AMDGPU::sub0)); in determineCalleeSavesSGPR()
[all …]
H A DSIOptimizeExecMaskingPreRA.cpp139 unsigned CmpSubReg = AndCC->getSubReg(); in optimizeVcndVcmpPair()
143 CmpSubReg = AndCC->getSubReg(); in optimizeVcndVcmpPair()
165 auto *Sel = TRI->findReachingDef(SelReg, Op1->getSubReg(), *Cmp, *MRI, LIS); in optimizeVcndVcmpPair()
205 .addReg(CCReg, getUndefRegState(CC->isUndef()), CC->getSubReg()); in optimizeVcndVcmpPair()
246 if (CC->getSubReg()) { in optimizeVcndVcmpPair()
247 LaneBitmask Mask = TRI->getSubRegIndexLaneMask(CC->getSubReg()); in optimizeVcndVcmpPair()
/llvm-project-15.0.7/llvm/lib/Target/AArch64/
H A DAArch64AdvSIMDScalarPass.cpp144 if (isFPR64(MI->getOperand(0).getReg(), MI->getOperand(0).getSubReg(), in getSrcFromCopy()
146 isGPR64(MI->getOperand(1).getReg(), MI->getOperand(1).getSubReg(), MRI)) in getSrcFromCopy()
148 if (isGPR64(MI->getOperand(0).getReg(), MI->getOperand(0).getSubReg(), in getSrcFromCopy()
150 isFPR64(MI->getOperand(1).getReg(), MI->getOperand(1).getSubReg(), in getSrcFromCopy()
152 SubReg = MI->getOperand(1).getSubReg(); in getSrcFromCopy()
/llvm-project-15.0.7/llvm/lib/Target/Hexagon/
H A DHexagonSplitDouble.cpp259 if (&MO == &Op || !MO.isReg() || MO.getSubReg()) in partitionRegisters()
320 if (!Op.getSubReg()) in profit()
324 if (MI->getOperand(1).getSubReg() != 0) in profit()
443 if (Op.getSubReg()) in isProfitable()
602 unsigned SR = Op.getSubReg(); in createHalfInstr()
673 assert(!UpdOp.getSubReg() && "Def operand with subreg"); in splitMemRef()
741 .addReg(Op1.getReg(), getRegState(Op1), Op1.getSubReg()); in splitCombine()
769 .addReg(Op1.getReg(), RS, Op1.getSubReg()) in splitExt()
1076 if (!Op.isReg() || !Op.isUse() || !Op.getSubReg()) in replaceSubregUses()
1083 switch (Op.getSubReg()) { in replaceSubregUses()
[all …]
H A DHexagonRDFOpt.cpp124 assert(DstOp.getSubReg() == 0 && "Unexpected subregister"); in INITIALIZE_PASS_DEPENDENCY()
126 DFG.makeRegRef(HiOp.getReg(), HiOp.getSubReg())); in INITIALIZE_PASS_DEPENDENCY()
128 DFG.makeRegRef(LoOp.getReg(), LoOp.getSubReg())); in INITIALIZE_PASS_DEPENDENCY()
140 mapRegs(DFG.makeRegRef(DstOp.getReg(), DstOp.getSubReg()), in INITIALIZE_PASS_DEPENDENCY()
141 DFG.makeRegRef(SrcOp.getReg(), SrcOp.getSubReg())); in INITIALIZE_PASS_DEPENDENCY()
H A DHexagonSplitConst32AndConst64.cpp87 Register DestLo = TRI->getSubReg(DestReg, Hexagon::isub_lo); in runOnMachineFunction()
88 Register DestHi = TRI->getSubReg(DestReg, Hexagon::isub_hi); in runOnMachineFunction()
H A DHexagonAsmPrinter.cpp136 RegNumber = TRI->getSubReg(RegNumber, ExtraCode[0] == 'L' ? in PrintAsmOperand()
465 unsigned High = RI->getSubReg(MO1.getReg(), Hexagon::isub_hi); in HexagonProcessInstruction()
466 unsigned Low = RI->getSubReg(MO1.getReg(), Hexagon::isub_lo); in HexagonProcessInstruction()
542 unsigned High = RI->getSubReg(MO.getReg(), Hexagon::isub_hi); in HexagonProcessInstruction()
543 unsigned Low = RI->getSubReg(MO.getReg(), Hexagon::isub_lo); in HexagonProcessInstruction()
554 unsigned High = RI->getSubReg(MO.getReg(), Hexagon::isub_hi); in HexagonProcessInstruction()
555 unsigned Low = RI->getSubReg(MO.getReg(), Hexagon::isub_lo); in HexagonProcessInstruction()
568 unsigned High = RI->getSubReg(MO.getReg(), Hexagon::isub_hi); in HexagonProcessInstruction()
569 unsigned Low = RI->getSubReg(MO.getReg(), Hexagon::isub_lo); in HexagonProcessInstruction()
H A DRDFCopy.cpp46 RegisterRef DstR = DFG.makeRegRef(Dst.getReg(), Dst.getSubReg()); in interpretAsCopy()
47 RegisterRef SrcR = DFG.makeRegRef(Src.getReg(), Src.getSubReg()); in interpretAsCopy()
128 return S.getSubReg(); in run()
H A DHexagonExpandCondsets.cpp180 Sub(Op.getSubReg()) {} in RegisterRef()
325 LaneBitmask SLM = getLaneMask(Reg, Op.getSubReg()); in updateKillFlags()
377 Register DR = Op.getReg(), DSR = Op.getSubReg(); in updateDeadsInRange()
594 MCRegister PhysS = (RS.Sub == 0) ? PhysR : TRI->getSubReg(PhysR, RS.Sub); in getCondTfrOpcode()
649 .addReg(PredOp.getReg(), PredState, PredOp.getSubReg()) in genCondTfrFor()
650 .addReg(SrcOp.getReg(), SrcState, SrcOp.getSubReg()); in genCondTfrFor()
654 .addReg(PredOp.getReg(), PredState, PredOp.getSubReg()) in genCondTfrFor()
676 Register DR = MD.getReg(), DSR = MD.getSubReg(); in split()
886 MB.addReg(DefOp.getReg(), getRegState(DefOp), DefOp.getSubReg()); in predicateAt()
888 PredOp.getSubReg()); in predicateAt()
[all …]
/llvm-project-15.0.7/llvm/lib/Target/Sparc/
H A DSparcRegisterInfo.cpp186 Register SrcEvenReg = getSubReg(SrcReg, SP::sub_even64); in eliminateFrameIndex()
187 Register SrcOddReg = getSubReg(SrcReg, SP::sub_odd64); in eliminateFrameIndex()
198 Register DestEvenReg = getSubReg(DestReg, SP::sub_even64); in eliminateFrameIndex()
199 Register DestOddReg = getSubReg(DestReg, SP::sub_odd64); in eliminateFrameIndex()
/llvm-project-15.0.7/llvm/lib/Target/ARM/
H A DARMExpandPseudoInsts.cpp537 D0 = TRI->getSubReg(Reg, ARM::dsub_0); in GetDSubRegs()
538 D1 = TRI->getSubReg(Reg, ARM::dsub_1); in GetDSubRegs()
539 D2 = TRI->getSubReg(Reg, ARM::dsub_2); in GetDSubRegs()
540 D3 = TRI->getSubReg(Reg, ARM::dsub_3); in GetDSubRegs()
542 D0 = TRI->getSubReg(Reg, ARM::dsub_4); in GetDSubRegs()
543 D1 = TRI->getSubReg(Reg, ARM::dsub_5); in GetDSubRegs()
544 D2 = TRI->getSubReg(Reg, ARM::dsub_6); in GetDSubRegs()
545 D3 = TRI->getSubReg(Reg, ARM::dsub_7); in GetDSubRegs()
547 D0 = TRI->getSubReg(Reg, ARM::dsub_3); in GetDSubRegs()
548 D1 = TRI->getSubReg(Reg, ARM::dsub_4); in GetDSubRegs()
[all …]
/llvm-project-15.0.7/llvm/tools/llvm-reduce/deltas/
H A DReduceRegisterDefs.cpp53 TargetInstrInfo::RegSubRegPair RegPair(MO.getReg(), MO.getSubReg()); in removeDefsFromFunction()
75 TargetInstrInfo::RegSubRegPair RegPair(MO.getReg(), MO.getSubReg()); in removeDefsFromFunction()
/llvm-project-15.0.7/llvm/lib/MC/
H A DMCRegisterInfo.cpp27 if (RC->contains(*Supers) && Reg == getSubReg(*Supers, SubIdx)) in getMatchingSuperReg()
32 MCRegister MCRegisterInfo::getSubReg(MCRegister Reg, unsigned Idx) const { in getSubReg() function in MCRegisterInfo

1234567