| /llvm-project-15.0.7/llvm/lib/Target/M68k/ |
| H A D | M68kCollapseMOVEMPass.cpp | 50 enum class AccessTy { None, Load, Store }; enum in __anond2face1f0111::MOVEMState 51 AccessTy Access; 56 Mask(0), Access(AccessTy::None) {} in MOVEMState() 141 void setLoad() { Access = AccessTy::Load; } in setLoad() 142 void setStore() { Access = AccessTy::Store; } in setStore() 144 bool isLoad() const { return Access == AccessTy::Load; } in isLoad() 145 bool isStore() const { return Access == AccessTy::Store; } in isStore()
|
| /llvm-project-15.0.7/llvm/lib/Transforms/Instrumentation/ |
| H A D | MemProfiler.cpp | 158 Type *AccessTy; member 340 Access.AccessTy = LI->getType(); in isInterestingMemoryAccess() 346 Access.AccessTy = SI->getValueOperand()->getType(); in isInterestingMemoryAccess() 352 Access.AccessTy = RMW->getValOperand()->getType(); in isInterestingMemoryAccess() 358 Access.AccessTy = XCHG->getCompareOperand()->getType(); in isInterestingMemoryAccess() 370 Access.AccessTy = CI->getArgOperand(0)->getType(); in isInterestingMemoryAccess() 375 Access.AccessTy = CI->getType(); in isInterestingMemoryAccess() 421 Access.TypeSize = DL.getTypeStoreSizeInBits(Access.AccessTy); in isInterestingMemoryAccess() 427 Type *AccessTy, bool IsWrite) { in instrumentMaskedLoadOrStore() argument 428 auto *VTy = cast<FixedVectorType>(AccessTy); in instrumentMaskedLoadOrStore() [all …]
|
| /llvm-project-15.0.7/llvm/lib/Transforms/Scalar/ |
| H A D | LoopStrengthReduce.cpp | 909 AccessTy.AddrSpace = in getAccessType() 914 AccessTy.AddrSpace = in getAccessType() 920 AccessTy.AddrSpace in getAccessType() 935 return AccessTy; in getAccessType() 1181 MemAccessTy AccessTy; member in __anon3f0d62640811::LSRUse 1634 OS << *AccessTy.MemTy; in print() 2563 MemAccessTy NewAccessTy = AccessTy; in reconcileNewOffset() 2575 if (AccessTy.MemTy != LU.AccessTy.MemTy) { in reconcileNewOffset() 2597 LU.AccessTy = NewAccessTy; in reconcileNewOffset() 2664 LU.Kind == OrigLU.Kind && OrigLU.AccessTy == LU.AccessTy && in FindUseWithSimilarFormula() [all …]
|
| H A D | LICM.cpp | 1994 Type *AccessTy = nullptr; in promoteLoopAccessesToScalars() local 2075 if (!AccessTy) in promoteLoopAccessesToScalars() 2076 AccessTy = getLoadStoreType(UI); in promoteLoopAccessesToScalars() 2077 else if (AccessTy != getLoadStoreType(UI)) in promoteLoopAccessesToScalars() 2102 if (SawUnorderedAtomic && Alignment < MDL.getTypeStoreSize(AccessTy)) in promoteLoopAccessesToScalars() 2164 new LoadInst(AccessTy, SomePtr, SomePtr->getName() + ".promoted", in promoteLoopAccessesToScalars() 2179 SSA.AddAvailableValue(Preheader, PoisonValue::get(AccessTy)); in promoteLoopAccessesToScalars()
|
| H A D | JumpThreading.cpp | 1382 Type *AccessTy = LoadI->getType(); in simplifyPartiallyRedundantLoad() local 1385 LocationSize::precise(DL.getTypeStoreSize(AccessTy)), in simplifyPartiallyRedundantLoad() 1387 PredAvailable = findAvailablePtrLoadStore(Loc, AccessTy, LoadI->isAtomic(), in simplifyPartiallyRedundantLoad() 1400 Loc, AccessTy, LoadI->isAtomic(), SinglePredBB, BBIt, in simplifyPartiallyRedundantLoad()
|
| /llvm-project-15.0.7/llvm/lib/Analysis/ |
| H A D | Loads.cpp | 468 Type *AccessTy, bool AtLeastAtomic, in getAvailableLoadStore() argument 483 if (CastInst::isBitOrNoopPointerCastable(LI->getType(), AccessTy, DL)) { in getAvailableLoadStore() 507 if (CastInst::isBitOrNoopPointerCastable(Val->getType(), AccessTy, DL)) in getAvailableLoadStore() 511 TypeSize LoadSize = DL.getTypeSizeInBits(AccessTy); in getAvailableLoadStore() 514 return ConstantFoldLoadFromConst(C, AccessTy, DL); in getAvailableLoadStore() 521 const MemoryLocation &Loc, Type *AccessTy, bool AtLeastAtomic, in findAvailablePtrLoadStore() argument 549 if (Value *Available = getAvailableLoadStore(Inst, StrippedPtr, AccessTy, in findAvailablePtrLoadStore() 571 Loc.Ptr, AccessTy, SI->getPointerOperand(), in findAvailablePtrLoadStore() 610 Type *AccessTy = Load->getType(); in FindAvailableLoadedValue() local 628 Available = getAvailableLoadStore(&Inst, StrippedPtr, AccessTy, in FindAvailableLoadedValue()
|
| H A D | LoopAccessAnalysis.cpp | 635 void addStore(MemoryLocation &Loc, Type *AccessTy) { in addStore() argument 638 Accesses[MemAccessInfo(Ptr, true)].insert(AccessTy); in addStore() 1045 for (const auto &AccessTy : Accesses[Access]) { in canCheckPtrAtRT() local 1051 Retries.push_back({Access, AccessTy}); in canCheckPtrAtRT() 1077 Type *AccessTy = Retry.second; in canCheckPtrAtRT() local 1324 if (isa<ScalableVectorType>(AccessTy)) { in getPtrStride() 1390 TypeSize AllocSize = DL.getTypeAllocSize(AccessTy); in getPtrStride() 2258 Type *AccessTy = getLoadStoreType(ST); in analyzeLoop() local 2259 if (Seen.insert({Ptr, AccessTy}).second) { in analyzeLoop() 2296 Type *AccessTy = getLoadStoreType(LD); in analyzeLoop() local [all …]
|
| H A D | VectorUtils.cpp | 1344 Type *AccessTy = getLoadStoreType(Member); in analyzeInterleaving() local 1345 if (getPtrStride(PSE, AccessTy, MemberPtr, TheLoop, Strides, in analyzeInterleaving()
|
| /llvm-project-15.0.7/llvm/lib/FuzzMutate/ |
| H A D | RandomIRBuilder.cpp | 57 Type *AccessTy = Ptr->getType()->isOpaquePointerTy() in newSource() local 60 auto *NewLoad = new LoadInst(AccessTy, Ptr, "L", &*IP); in newSource()
|
| /llvm-project-15.0.7/llvm/include/llvm/Analysis/ |
| H A D | Loads.h | 165 Value *findAvailablePtrLoadStore(const MemoryLocation &Loc, Type *AccessTy,
|
| H A D | LoopAccessAnalysis.h | 432 void insert(Loop *Lp, Value *Ptr, const SCEV *PtrExpr, Type *AccessTy, 732 int64_t getPtrStride(PredicatedScalarEvolution &PSE, Type *AccessTy, Value *Ptr,
|
| /llvm-project-15.0.7/llvm/lib/Target/AMDGPU/ |
| H A D | AMDGPUPromoteAlloca.cpp | 437 Type *AccessTy = getLoadStoreType(Inst); in tryPromoteAllocaToVector() local 442 DL.getTypeStoreSize(AccessTy)) in tryPromoteAllocaToVector() 449 !CastInst::isBitOrNoopPointerCastable(VecEltTy, AccessTy, DL)) in tryPromoteAllocaToVector()
|
| H A D | SIISelLowering.cpp | 1173 Type *&AccessTy) const { in getAddrModeArguments() 1192 AccessTy = II->getType(); in getAddrModeArguments()
|
| /llvm-project-15.0.7/llvm/lib/CodeGen/ |
| H A D | CodeGenPrepare.cpp | 402 Type *AccessTy, unsigned AddrSpace); 2276 Type *AccessTy; in optimizeCallInst() local 2277 if (TLI->getAddrModeArguments(II, PtrOps, AccessTy)) in optimizeCallInst() 2281 if (optimizeMemoryInst(II, PtrVal, AccessTy, AS)) in optimizeCallInst() 3135 Type *AccessTy; member in __anon78e22a880c11::AddressingModeMatcher 3176 AccessTy(AT), AddrSpace(AS), MemoryInst(MI), AddrMode(AM), in AddressingModeMatcher() 3191 Match(Value *V, Type *AccessTy, unsigned AS, Instruction *MemoryInst, in Match() argument 4777 if (TLI.isLegalAddressingMode(DL, AddrMode, AccessTy, AddrSpace)) in matchAddr() 4785 if (TLI.isLegalAddressingMode(DL, AddrMode, AccessTy, AddrSpace)) in matchAddr() 4828 if (TLI.isLegalAddressingMode(DL, AddrMode, AccessTy, AddrSpace)) in matchAddr() [all …]
|
| /llvm-project-15.0.7/llvm/include/llvm/Transforms/Vectorize/ |
| H A D | LoopVectorizationLegality.h | 352 int isConsecutivePtr(Type *AccessTy, Value *Ptr) const;
|
| /llvm-project-15.0.7/llvm/lib/Transforms/Vectorize/ |
| H A D | LoopVectorizationLegality.cpp | 448 int LoopVectorizationLegality::isConsecutivePtr(Type *AccessTy, in isConsecutivePtr() argument 458 int Stride = getPtrStride(PSE, AccessTy, Ptr, TheLoop, Strides, in isConsecutivePtr()
|
| /llvm-project-15.0.7/llvm/lib/CodeGen/GlobalISel/ |
| H A D | CombinerHelper.cpp | 1362 Type *AccessTy = nullptr; in matchPtrAddImmedChain() local 1366 AccessTy = getTypeForLLT(MRI.getType(LdSt->getReg(0)), in matchPtrAddImmedChain() 1374 if (AccessTy) { in matchPtrAddImmedChain() 1381 if (TLI.isLegalAddressingMode(MF.getDataLayout(), AMOld, AccessTy, AS) && in matchPtrAddImmedChain() 1382 !TLI.isLegalAddressingMode(MF.getDataLayout(), AMNew, AccessTy, AS)) in matchPtrAddImmedChain() 4496 Type *AccessTy = in reassociationCanBreakAddressingModePattern() local 4501 AccessTy, AS)) in reassociationCanBreakAddressingModePattern() 4507 AccessTy, AS)) in reassociationCanBreakAddressingModePattern()
|
| /llvm-project-15.0.7/llvm/lib/Target/ARM/ |
| H A D | ARMTargetTransformInfo.cpp | 2163 Type *AccessTy = getLoadStoreType(&I); in canTailPredicateLoop() local 2164 int64_t NextStride = getPtrStride(PSE, AccessTy, Ptr, L); in canTailPredicateLoop()
|
| /llvm-project-15.0.7/polly/lib/CodeGen/ |
| H A D | PPCGCodeGeneration.cpp | 2651 isl_union_map *getTaggedAccesses(enum MemoryAccess::AccessType AccessTy) { in getTaggedAccesses() argument 2656 if (Acc->getType() == AccessTy) { in getTaggedAccesses()
|
| /llvm-project-15.0.7/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | DAGCombiner.cpp | 1045 Type *AccessTy = VT.getTypeForEVT(*DAG.getContext()); in reassociationCanBreakAddressingModePattern() local 1046 if (!TLI.isLegalAddressingMode(DAG.getDataLayout(), AM, AccessTy, AS)) in reassociationCanBreakAddressingModePattern() 1051 if (!TLI.isLegalAddressingMode(DAG.getDataLayout(), AM, AccessTy, AS)) in reassociationCanBreakAddressingModePattern() 1072 Type *AccessTy = VT.getTypeForEVT(*DAG.getContext()); in reassociationCanBreakAddressingModePattern() local 1073 if (!TLI.isLegalAddressingMode(DAG.getDataLayout(), AM, AccessTy, AS)) in reassociationCanBreakAddressingModePattern()
|
| /llvm-project-15.0.7/llvm/docs/ |
| H A D | LangRef.rst | 6012 The access tag ``(BaseTy, AccessTy, Offset)`` can describe one of two 6016 or store) of a value of type ``AccessTy`` contained in the struct type 6020 ``AccessTy`` must be the same; and the access tag describes a scalar 6021 access with scalar type ``AccessTy``.
|