Home
last modified time | relevance | path

Searched refs:TargetOpcode (Results 1 – 25 of 287) sorted by relevance

12345678910>>...12

/llvm-project-15.0.7/llvm/lib/Target/AArch64/GISel/
H A DAArch64RegisterBankInfo.cpp294 case TargetOpcode::G_OR: { in getInstrAlternativeMappings()
390 case TargetOpcode::G_OR: in applyMappingImpl()
392 case TargetOpcode::G_LOAD: in applyMappingImpl()
410 case TargetOpcode::G_FMA: in isPreISelGenericFloatingPointOpcode()
589 case TargetOpcode::G_ADD: in getInstrMapping()
590 case TargetOpcode::G_SUB: in getInstrMapping()
592 case TargetOpcode::G_MUL: in getInstrMapping()
596 case TargetOpcode::G_AND: in getInstrMapping()
597 case TargetOpcode::G_OR: in getInstrMapping()
598 case TargetOpcode::G_XOR: in getInstrMapping()
[all …]
H A DAArch64InstructionSelector.cpp1375 if (Opc == TargetOpcode::G_ANYEXT || Opc == TargetOpcode::G_ZEXT || in getTestBitReg()
2186 case TargetOpcode::G_BR: in earlySelect()
2188 case TargetOpcode::G_SHL: in earlySelect()
2350 if (Opcode == TargetOpcode::PHI || Opcode == TargetOpcode::G_PHI) { in select()
4777 if (Opcode == TargetOpcode::G_AND || Opcode == TargetOpcode::G_OR) { in canEmitConjunction()
5021 if (CondOpc != TargetOpcode::G_ICMP && CondOpc != TargetOpcode::G_FCMP) { in tryOptSelect()
6049 if (OffsetOpc != TargetOpcode::G_SHL && OffsetOpc != TargetOpcode::G_MUL) { in selectExtendedSHL()
6058 if (OffsetOpc != TargetOpcode::G_SHL && OffsetOpc != TargetOpcode::G_MUL) in selectExtendedSHL()
6562 if (Opc == TargetOpcode::G_SEXT || Opc == TargetOpcode::G_SEXT_INREG) { in getExtendTypeForInst()
6581 if (Opc == TargetOpcode::G_ZEXT || Opc == TargetOpcode::G_ANYEXT) { in getExtendTypeForInst()
[all …]
/llvm-project-15.0.7/llvm/include/llvm/CodeGen/GlobalISel/
H A DGenericMachineInstrs.h67 case TargetOpcode::G_LOAD: in classof()
68 case TargetOpcode::G_STORE: in classof()
69 case TargetOpcode::G_ZEXTLOAD: in classof()
70 case TargetOpcode::G_SEXTLOAD: in classof()
86 case TargetOpcode::G_LOAD: in classof()
87 case TargetOpcode::G_ZEXTLOAD: in classof()
88 case TargetOpcode::G_SEXTLOAD: in classof()
100 return MI->getOpcode() == TargetOpcode::G_LOAD; in classof()
165 case TargetOpcode::G_MERGE_VALUES: in classof()
166 case TargetOpcode::G_CONCAT_VECTORS: in classof()
[all …]
H A DMIPatternMatch.h421 inline BinaryOp_match<LHS, RHS, TargetOpcode::G_ADD, true>
528 inline UnaryOp_match<SrcTy, TargetOpcode::G_ANYEXT>
535 return UnaryOp_match<SrcTy, TargetOpcode::G_SEXT>(Src);
540 return UnaryOp_match<SrcTy, TargetOpcode::G_ZEXT>(Src);
554 inline UnaryOp_match<SrcTy, TargetOpcode::G_BITCAST>
560 inline UnaryOp_match<SrcTy, TargetOpcode::G_PTRTOINT>
566 inline UnaryOp_match<SrcTy, TargetOpcode::G_INTTOPTR>
572 inline UnaryOp_match<SrcTy, TargetOpcode::G_FPTRUNC>
579 return UnaryOp_match<SrcTy, TargetOpcode::G_FABS>(Src);
584 return UnaryOp_match<SrcTy, TargetOpcode::G_FNEG>(Src);
[all …]
H A DUtils.h54 case TargetOpcode::G_VECREDUCE_SEQ_FADD: \
55 case TargetOpcode::G_VECREDUCE_SEQ_FMUL: \
56 case TargetOpcode::G_VECREDUCE_FADD: \
57 case TargetOpcode::G_VECREDUCE_FMUL: \
58 case TargetOpcode::G_VECREDUCE_FMAX: \
59 case TargetOpcode::G_VECREDUCE_FMIN: \
60 case TargetOpcode::G_VECREDUCE_ADD: \
61 case TargetOpcode::G_VECREDUCE_MUL: \
62 case TargetOpcode::G_VECREDUCE_AND: \
68 case TargetOpcode::G_VECREDUCE_UMIN:
[all …]
H A DMachineIRBuilder.h587 return buildInstr(TargetOpcode::G_UADDE, {Res, CarryOut}, in buildUAdde()
595 return buildInstr(TargetOpcode::G_USUBE, {Res, CarryOut}, in buildUSube()
603 return buildInstr(TargetOpcode::G_SADDE, {Res, CarryOut}, in buildSAdde()
611 return buildInstr(TargetOpcode::G_SSUBE, {Res, CarryOut}, in buildSSube()
669 return buildInstr(TargetOpcode::G_BITCAST, {Dst}, {Src}); in buildBitcast()
1450 return buildInstr(TargetOpcode::G_FREEZE, {Dst}, {Src}); in buildFreeze()
1636 return buildInstr(TargetOpcode::G_CTPOP, {Dst}, {Src0}); in buildCTPOP()
1641 return buildInstr(TargetOpcode::G_CTLZ, {Dst}, {Src0}); in buildCTLZ()
1651 return buildInstr(TargetOpcode::G_CTTZ, {Dst}, {Src0}); in buildCTTZ()
1661 return buildInstr(TargetOpcode::G_BSWAP, {Dst}, {Src0}); in buildBSwap()
[all …]
H A DLegalizationArtifactCombiner.h40 case TargetOpcode::G_TRUNC: in isArtifactCast()
41 case TargetOpcode::G_SEXT: in isArtifactCast()
42 case TargetOpcode::G_ZEXT: in isArtifactCast()
43 case TargetOpcode::G_ANYEXT: in isArtifactCast()
336 assert(Opcode == TargetOpcode::G_ANYEXT || Opcode == TargetOpcode::G_ZEXT || in tryFoldImplicitDef()
1089 case TargetOpcode::G_ZEXT: in tryCombineInstruction()
1092 case TargetOpcode::G_SEXT: in tryCombineInstruction()
1115 case TargetOpcode::G_TRUNC: in tryCombineInstruction()
1165 case TargetOpcode::COPY: in getArtifactSrcReg()
1167 case TargetOpcode::G_ZEXT: in getArtifactSrcReg()
[all …]
H A DIRTranslator.h406 return translateBinaryOp(TargetOpcode::G_ADD, U, MIRBuilder); in translateAdd()
409 return translateBinaryOp(TargetOpcode::G_SUB, U, MIRBuilder); in translateSub()
418 return translateBinaryOp(TargetOpcode::G_OR, U, MIRBuilder); in translateOr()
443 return translateCast(TargetOpcode::G_TRUNC, U, MIRBuilder); in translateTrunc()
449 return translateCast(TargetOpcode::G_FPEXT, U, MIRBuilder); in translateFPExt()
452 return translateCast(TargetOpcode::G_FPTOUI, U, MIRBuilder); in translateFPToUI()
455 return translateCast(TargetOpcode::G_FPTOSI, U, MIRBuilder); in translateFPToSI()
458 return translateCast(TargetOpcode::G_UITOFP, U, MIRBuilder); in translateUIToFP()
461 return translateCast(TargetOpcode::G_SITOFP, U, MIRBuilder); in translateSIToFP()
466 return translateCast(TargetOpcode::G_SEXT, U, MIRBuilder); in translateSExt()
[all …]
/llvm-project-15.0.7/llvm/lib/CodeGen/GlobalISel/
H A DGISelKnownBits.cpp38 case TargetOpcode::COPY: in computeKnownAlignment()
203 case TargetOpcode::COPY: in computeKnownBitsImpl()
204 case TargetOpcode::G_PHI: in computeKnownBitsImpl()
205 case TargetOpcode::PHI: { in computeKnownBitsImpl()
264 case TargetOpcode::G_SUB: { in computeKnownBitsImpl()
273 case TargetOpcode::G_XOR: { in computeKnownBitsImpl()
291 case TargetOpcode::G_ADD: { in computeKnownBitsImpl()
300 case TargetOpcode::G_AND: { in computeKnownBitsImpl()
310 case TargetOpcode::G_OR: { in computeKnownBitsImpl()
371 case TargetOpcode::G_FCMP: in computeKnownBitsImpl()
[all …]
H A DCSEMIRBuilder.cpp177 case TargetOpcode::G_ADD: in buildInstr()
179 case TargetOpcode::G_AND: in buildInstr()
180 case TargetOpcode::G_ASHR: in buildInstr()
181 case TargetOpcode::G_LSHR: in buildInstr()
182 case TargetOpcode::G_MUL: in buildInstr()
183 case TargetOpcode::G_OR: in buildInstr()
184 case TargetOpcode::G_SHL: in buildInstr()
185 case TargetOpcode::G_SUB: in buildInstr()
186 case TargetOpcode::G_XOR: in buildInstr()
187 case TargetOpcode::G_UDIV: in buildInstr()
[all …]
H A DMachineIRBuilder.cpp496 assert((TargetOpcode::G_ANYEXT == ExtOpc || TargetOpcode::G_ZEXT == ExtOpc || in buildExtOrTrunc()
1037 case TargetOpcode::G_FNEG: in buildInstr()
1038 case TargetOpcode::G_ABS: in buildInstr()
1045 case TargetOpcode::G_ADD: in buildInstr()
1046 case TargetOpcode::G_AND: in buildInstr()
1047 case TargetOpcode::G_MUL: in buildInstr()
1048 case TargetOpcode::G_OR: in buildInstr()
1049 case TargetOpcode::G_SUB: in buildInstr()
1050 case TargetOpcode::G_XOR: in buildInstr()
1071 case TargetOpcode::G_SHL: in buildInstr()
[all …]
H A DLegalizerHelper.cpp1986 unsigned ExtOp = IsSigned ? TargetOpcode::G_SEXT : TargetOpcode::G_ZEXT; in widenScalarMulo()
2270 TargetOpcode::G_SEXT : TargetOpcode::G_ZEXT; in widenScalar()
2370 TargetOpcode::G_ZEXT : TargetOpcode::G_ANYEXT; in widenScalar()
5177 IsSigned ? TargetOpcode::G_SEXT : TargetOpcode::G_ZEXT); in narrowScalarFPTOI()
5847 unsigned RevRot = IsLeft ? TargetOpcode::G_ROTR : TargetOpcode::G_ROTL; in lowerRotateWithReverseRotate()
5868 unsigned RevRot = IsLeft ? TargetOpcode::G_ROTR : TargetOpcode::G_ROTL; in lowerRotate()
5874 unsigned FShOpc = IsLeft ? TargetOpcode::G_FSHL : TargetOpcode::G_FSHR; in lowerRotate()
5895 unsigned ShOpc = IsLeft ? TargetOpcode::G_SHL : TargetOpcode::G_LSHR; in lowerRotate()
6382 TargetOpcode::G_FMINNUM_IEEE : TargetOpcode::G_FMAXNUM_IEEE; in lowerFMinNumMaxNum()
7269 Opcode == TargetOpcode::G_SDIVREM ? TargetOpcode::G_SDIV in lowerDIVREM()
[all …]
H A DUtils.cpp332 case TargetOpcode::COPY: in getConstantVRegValWithLookThrough()
386 return Opc == TargetOpcode::G_CONSTANT || Opc == TargetOpcode::G_FCONSTANT; in isAnyConstant()
508 case TargetOpcode::G_ADD: in ConstantFoldBinOp()
511 case TargetOpcode::G_AND: in ConstantFoldBinOp()
513 case TargetOpcode::G_ASHR: in ConstantFoldBinOp()
517 case TargetOpcode::G_MUL: in ConstantFoldBinOp()
519 case TargetOpcode::G_OR: in ConstantFoldBinOp()
521 case TargetOpcode::G_SHL: in ConstantFoldBinOp()
523 case TargetOpcode::G_SUB: in ConstantFoldBinOp()
525 case TargetOpcode::G_XOR: in ConstantFoldBinOp()
[all …]
H A DCombinerHelper.cpp1170 Opcode == TargetOpcode::G_SDIV || Opcode == TargetOpcode::G_SREM; in applyCombineDivRem()
4097 Opc == TargetOpcode::G_FSHL ? TargetOpcode::G_ROTL : TargetOpcode::G_ROTR; in matchFunnelShiftToRotate()
4976 Opc == TargetOpcode::G_FMAD || Opc == TargetOpcode::G_FMA); in matchRedundantNegOperands()
5079 HasFMAD ? TargetOpcode::G_FMAD : TargetOpcode::G_FMA; in matchCombineFAddFMulToFMadOrFMA()
5130 HasFMAD ? TargetOpcode::G_FMAD : TargetOpcode::G_FMA; in matchCombineFAddFpExtFMulToFMadOrFMA()
5188 HasFMAD ? TargetOpcode::G_FMAD : TargetOpcode::G_FMA; in matchCombineFAddFMAFMulToFMadOrFMA()
5257 HasFMAD ? TargetOpcode::G_FMAD : TargetOpcode::G_FMA; in matchCombineFAddFpExtFMulToFMadOrFMAAggressive()
5387 HasFMAD ? TargetOpcode::G_FMAD : TargetOpcode::G_FMA; in matchCombineFSubFMulToFMadOrFMA()
5429 HasFMAD ? TargetOpcode::G_FMAD : TargetOpcode::G_FMA; in matchCombineFSubFNegFMulToFMadOrFMA()
5476 HasFMAD ? TargetOpcode::G_FMAD : TargetOpcode::G_FMA; in matchCombineFSubFpExtFMulToFMadOrFMA()
[all …]
H A DCSEInfo.cpp41 case TargetOpcode::G_ADD: in shouldCSEOpc()
42 case TargetOpcode::G_AND: in shouldCSEOpc()
43 case TargetOpcode::G_ASHR: in shouldCSEOpc()
44 case TargetOpcode::G_LSHR: in shouldCSEOpc()
45 case TargetOpcode::G_MUL: in shouldCSEOpc()
46 case TargetOpcode::G_OR: in shouldCSEOpc()
47 case TargetOpcode::G_SHL: in shouldCSEOpc()
48 case TargetOpcode::G_SUB: in shouldCSEOpc()
49 case TargetOpcode::G_XOR: in shouldCSEOpc()
50 case TargetOpcode::G_UDIV: in shouldCSEOpc()
[all …]
/llvm-project-15.0.7/llvm/lib/Target/Mips/
H A DMipsRegisterBankInfo.cpp111 case TargetOpcode::G_FADD: in isFloatingPointOpcode()
112 case TargetOpcode::G_FSUB: in isFloatingPointOpcode()
113 case TargetOpcode::G_FMUL: in isFloatingPointOpcode()
114 case TargetOpcode::G_FDIV: in isFloatingPointOpcode()
115 case TargetOpcode::G_FABS: in isFloatingPointOpcode()
116 case TargetOpcode::G_FSQRT: in isFloatingPointOpcode()
117 case TargetOpcode::G_FCEIL: in isFloatingPointOpcode()
119 case TargetOpcode::G_FPEXT: in isFloatingPointOpcode()
133 case TargetOpcode::G_FCMP: in isFloatingPointOpcodeUse()
166 case TargetOpcode::G_LOAD: in isAmbiguous()
[all …]
/llvm-project-15.0.7/llvm/unittests/CodeGen/GlobalISel/
H A DConstantFoldingTest.cpp35 CFB.buildInstr(TargetOpcode::G_ADD, {s32}, in TEST_F()
47 CFB1.buildInstr(TargetOpcode::G_SUB, {s32}, in TEST_F()
55 CFB1.buildInstr(TargetOpcode::G_SEXT_INREG, {s32}, in TEST_F()
63 CFB1.buildInstr(TargetOpcode::G_SEXT_INREG, {s32}, in TEST_F()
84 ConstantFoldBinOp(TargetOpcode::G_ADD, MIBCst1.getReg(0), in TEST_F()
89 ConstantFoldBinOp(TargetOpcode::G_ADD, MIBCst1.getReg(0), in TEST_F()
96 ConstantFoldBinOp(TargetOpcode::G_AND, MIBCst1.getReg(0), in TEST_F()
101 ConstantFoldBinOp(TargetOpcode::G_AND, MIBCst2.getReg(0), in TEST_F()
132 ConstantFoldBinOp(TargetOpcode::G_MUL, MIBCst1.getReg(0), in TEST_F()
144 ConstantFoldBinOp(TargetOpcode::G_OR, MIBCst1.getReg(0), in TEST_F()
[all …]
H A DCSETest.cpp23 auto MIBInput = B.buildInstr(TargetOpcode::G_TRUNC, {s16}, {Copies[0]}); in TEST_F()
36 EXPECT_EQ(MIBAddCopy->getOpcode(), TargetOpcode::COPY); in TEST_F()
38 CSEB.buildInstr(TargetOpcode::G_ADD, {s16}, {MIBInput, MIBInput}); in TEST_F()
64 EXPECT_EQ(TargetOpcode::G_BUILD_VECTOR, Splat0->getOpcode()); in TEST_F()
69 EXPECT_EQ(TargetOpcode::G_BUILD_VECTOR, FSplat->getOpcode()); in TEST_F()
94 auto NonCSEFMul = RegularBuilder.buildInstr(TargetOpcode::G_AND) in TEST_F()
102 auto ExtractMIB = CSEB.buildInstr(TargetOpcode::G_EXTRACT, {s16}, in TEST_F()
104 auto ExtractMIB1 = CSEB.buildInstr(TargetOpcode::G_EXTRACT, {s16}, in TEST_F()
106 auto ExtractMIB2 = CSEB.buildInstr(TargetOpcode::G_EXTRACT, {s16}, in TEST_F()
130 EXPECT_TRUE(MIBAdd1->getOpcode() != TargetOpcode::COPY); in TEST_F()
[all …]
/llvm-project-15.0.7/llvm/lib/Target/X86/
H A DX86RegisterBankInfo.cpp175 case TargetOpcode::G_ADD: in getInstrMapping()
176 case TargetOpcode::G_SUB: in getInstrMapping()
177 case TargetOpcode::G_MUL: in getInstrMapping()
179 case TargetOpcode::G_FADD: in getInstrMapping()
180 case TargetOpcode::G_FSUB: in getInstrMapping()
181 case TargetOpcode::G_FMUL: in getInstrMapping()
182 case TargetOpcode::G_FDIV: in getInstrMapping()
184 case TargetOpcode::G_SHL: in getInstrMapping()
185 case TargetOpcode::G_LSHR: in getInstrMapping()
202 case TargetOpcode::G_FPEXT: in getInstrMapping()
[all …]
H A DX86InstructionSelector.cpp345 case TargetOpcode::G_LOAD: in select()
361 case TargetOpcode::G_ZEXT: in select()
365 case TargetOpcode::G_ICMP: in select()
367 case TargetOpcode::G_FCMP: in select()
383 case TargetOpcode::G_PHI: in select()
385 case TargetOpcode::G_SDIV: in select()
386 case TargetOpcode::G_UDIV: in select()
387 case TargetOpcode::G_SREM: in select()
388 case TargetOpcode::G_UREM: in select()
507 assert((Opc == TargetOpcode::G_STORE || Opc == TargetOpcode::G_LOAD) && in selectLoadStoreOp()
[all …]
/llvm-project-15.0.7/llvm/lib/Target/SPIRV/
H A DSPIRVLegalizerInfo.cpp28 TargetOpcode::G_ADD,
29 TargetOpcode::G_FADD,
30 TargetOpcode::G_SUB,
31 TargetOpcode::G_FSUB,
32 TargetOpcode::G_MUL,
33 TargetOpcode::G_FMUL,
34 TargetOpcode::G_SDIV,
43 TargetOpcode::G_AND,
44 TargetOpcode::G_OR,
45 TargetOpcode::G_XOR,
[all …]
/llvm-project-15.0.7/llvm/lib/CodeGen/
H A DPatchableFunction.cpp46 case TargetOpcode::IMPLICIT_DEF: in doesNotGeneratecode()
47 case TargetOpcode::KILL: in doesNotGeneratecode()
48 case TargetOpcode::CFI_INSTRUCTION: in doesNotGeneratecode()
49 case TargetOpcode::EH_LABEL: in doesNotGeneratecode()
50 case TargetOpcode::GC_LABEL: in doesNotGeneratecode()
51 case TargetOpcode::DBG_VALUE: in doesNotGeneratecode()
52 case TargetOpcode::DBG_LABEL: in doesNotGeneratecode()
63 TII->get(TargetOpcode::PATCHABLE_FUNCTION_ENTER)); in runOnMachineFunction()
83 TII->get(TargetOpcode::PATCHABLE_OP)) in runOnMachineFunction()
H A DCodeGenCommonISel.cpp64 case TargetOpcode::G_TRUNC: in MIIsInTerminatorSequence()
65 case TargetOpcode::G_ZEXT: in MIIsInTerminatorSequence()
66 case TargetOpcode::G_ANYEXT: in MIIsInTerminatorSequence()
67 case TargetOpcode::G_SEXT: in MIIsInTerminatorSequence()
68 case TargetOpcode::G_MERGE_VALUES: in MIIsInTerminatorSequence()
69 case TargetOpcode::G_UNMERGE_VALUES: in MIIsInTerminatorSequence()
70 case TargetOpcode::G_CONCAT_VECTORS: in MIIsInTerminatorSequence()
71 case TargetOpcode::G_BUILD_VECTOR: in MIIsInTerminatorSequence()
72 case TargetOpcode::G_EXTRACT: in MIIsInTerminatorSequence()
/llvm-project-15.0.7/llvm/test/TableGen/
H A DGlobalISelEmitter-immAllZeroOne.td8 // GISEL-OPT-NEXT: /*TargetOpcode::G_SHL*/
9 // GISEL-OPT-NEXT: /*TargetOpcode::G_LSHR*/
15 // GISEL-OPT: GIM_CheckOpcodeIsEither, /*MI*/1, TargetOpcode::G_BUILD_VECTOR, TargetOpcode::G_BUILD…
20 // GISEL-OPT: GIM_CheckOpcodeIsEither, /*MI*/1, TargetOpcode::G_BUILD_VECTOR, TargetOpcode::G_BUILD…
25 // GISEL-NOOPT: GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_LSHR,
29 // GISEL-NOOPT-NEXT: GIM_CheckOpcodeIsEither, /*MI*/1, TargetOpcode::G_BUILD_VECTOR, TargetOpcode::…
40 // GISEL-NOOPT: GIM_CheckOpcode, /*MI*/0, TargetOpcode::G_SHL,
44 // GISEL-NOOPT-NEXT: GIM_CheckOpcodeIsEither, /*MI*/1, TargetOpcode::G_BUILD_VECTOR, TargetOpcode::…
/llvm-project-15.0.7/llvm/include/llvm/CodeGen/
H A DTargetOpcodes.h20 namespace TargetOpcode {
31 return Opcode >= TargetOpcode::PRE_ISEL_GENERIC_OPCODE_START && in isPreISelGenericOpcode()
32 Opcode <= TargetOpcode::PRE_ISEL_GENERIC_OPCODE_END; in isPreISelGenericOpcode()
37 return Opcode > TargetOpcode::PRE_ISEL_GENERIC_OPCODE_END; in isTargetSpecificOpcode()
43 return Opcode >= TargetOpcode::PRE_ISEL_GENERIC_OPTIMIZATION_HINT_START && in isPreISelGenericOptimizationHint()
44 Opcode <= TargetOpcode::PRE_ISEL_GENERIC_OPTIMIZATION_HINT_END; in isPreISelGenericOptimizationHint()

12345678910>>...12