| /llvm-project-15.0.7/llvm/lib/Transforms/Utils/ |
| H A D | AssumeBundleBuilder.cpp | 82 RK.ArgValue = in canonicalizedKnowledge() 95 RK.ArgValue = RK.ArgValue + Offset; in canonicalizedKnowledge() 128 if (RKOther.ArgValue >= RK.ArgValue) { in tryToPreserveWithoutAddingAssume() 184 AssumedKnowledgeMap[Key] = RK.ArgValue; in addKnowledge() 187 assert(((Lookup->second == 0 && RK.ArgValue == 0) || in addKnowledge() 188 (Lookup->second != 0 && RK.ArgValue != 0)) && in addKnowledge() 193 Lookup->second = std::max(Lookup->second, RK.ArgValue); in addKnowledge() 395 uint64_t ArgValue; in dropRedundantKnowledge() member 427 RK.ArgValue) { in dropRedundantKnowledge() 446 if (Elem.ArgValue >= RK.ArgValue) { in dropRedundantKnowledge() [all …]
|
| /llvm-project-15.0.7/llvm/include/llvm/Analysis/ |
| H A D | AssumeBundleQueries.h | 102 uint64_t ArgValue = 0; 106 ArgValue == Other.ArgValue; 116 return ArgValue < Other.ArgValue;
|
| /llvm-project-15.0.7/clang/include/clang/Frontend/ |
| H A D | CommandLineSourceLoc.h | 117 inline bool parse(Option &O, StringRef ArgName, StringRef ArgValue, 123 parse(Option &O, StringRef ArgName, StringRef ArgValue, in parse() argument 127 Val = ParsedSourceLocation::FromString(ArgValue); in parse()
|
| /llvm-project-15.0.7/llvm/lib/Transforms/Scalar/ |
| H A D | LowerExpectIntrinsic.cpp | 87 Value *ArgValue = CI->getArgOperand(0); in handleSwitchExpect() local 105 SI.setCondition(ArgValue); in handleSwitchExpect() 307 Value *ArgValue = CI->getArgOperand(0); in handleBrSelExpect() local 332 CmpI->setOperand(0, ArgValue); in handleBrSelExpect() 334 BSI.setCondition(ArgValue); in handleBrSelExpect()
|
| /llvm-project-15.0.7/clang/lib/ASTMatchers/Dynamic/ |
| H A D | Parser.cpp | 501 ParserValue ArgValue; in parseMatcherBuilder() local 517 ArgValue.Text = NodeMatcherToken.Text; in parseMatcherBuilder() 518 ArgValue.Range = NodeMatcherToken.Range; in parseMatcherBuilder() 521 S->lookupMatcherCtor(ArgValue.Text); in parseMatcherBuilder() 539 ArgValue.Value = NK; in parseMatcherBuilder() 542 Args.push_back(ArgValue); in parseMatcherBuilder() 669 ParserValue ArgValue; in parseMatcherExpressionImpl() local 671 ArgValue.Text = Tokenizer->peekNextToken().Text; in parseMatcherExpressionImpl() 672 ArgValue.Range = Tokenizer->peekNextToken().Range; in parseMatcherExpressionImpl() 673 if (!parseExpressionImpl(&ArgValue.Value)) { in parseMatcherExpressionImpl() [all …]
|
| /llvm-project-15.0.7/llvm/lib/Analysis/ |
| H A D | AssumeBundleQueries.cpp | 112 Result.ArgValue = GetArgOr1(0); in getKnowledgeFromBundle() 115 Result.ArgValue = MinAlign(Result.ArgValue, GetArgOr1(1)); in getKnowledgeFromBundle()
|
| H A D | Loads.cpp | 105 if (AlignRK && DerefRK && AlignRK.ArgValue >= Alignment.value() && in isDereferenceableAndAlignedPointer() 106 DerefRK.ArgValue >= Size.getZExtValue()) in isDereferenceableAndAlignedPointer()
|
| /llvm-project-15.0.7/llvm/lib/Target/CSKY/ |
| H A D | CSKYISelLowering.cpp | 344 SDValue ArgValue; in LowerFormalArguments() local 349 ArgValue = unpack64(DAG, Chain, VA, DL); in LowerFormalArguments() 351 ArgValue = unpackFromRegLoc(Subtarget, DAG, Chain, VA, DL); in LowerFormalArguments() 353 ArgValue = unpackFromMemLoc(DAG, Chain, VA, DL); in LowerFormalArguments() 355 InVals.push_back(ArgValue); in LowerFormalArguments() 395 SDValue ArgValue = DAG.getCopyFromReg(Chain, DL, Reg, XLenVT); in LowerFormalArguments() local 398 SDValue Store = DAG.getStore(Chain, DL, ArgValue, PtrOff, in LowerFormalArguments() 564 SDValue ArgValue = OutVals[i]; in LowerCall() local 572 DAG.getVTList(MVT::i32, MVT::i32), ArgValue); in LowerCall() 596 ArgValue = convertValVTToLocVT(DAG, ArgValue, VA, DL); in LowerCall() [all …]
|
| /llvm-project-15.0.7/llvm/lib/Target/BPF/ |
| H A D | BPFISelLowering.cpp | 336 SDValue ArgValue = DAG.getCopyFromReg(Chain, DL, VReg, RegVT); in LowerFormalArguments() local 341 ArgValue = DAG.getNode(ISD::AssertSext, DL, RegVT, ArgValue, in LowerFormalArguments() 344 ArgValue = DAG.getNode(ISD::AssertZext, DL, RegVT, ArgValue, in LowerFormalArguments() 348 ArgValue = DAG.getNode(ISD::TRUNCATE, DL, VA.getValVT(), ArgValue); in LowerFormalArguments() 350 InVals.push_back(ArgValue); in LowerFormalArguments()
|
| /llvm-project-15.0.7/llvm/lib/Target/AVR/ |
| H A D | AVRISelLowering.cpp | 1231 SDValue ArgValue; in LowerFormalArguments() local 1247 ArgValue = DAG.getCopyFromReg(Chain, dl, Reg, RegVT); in LowerFormalArguments() 1261 ArgValue = DAG.getNode(ISD::BITCAST, dl, VA.getValVT(), ArgValue); in LowerFormalArguments() 1264 ArgValue = DAG.getNode(ISD::AssertSext, dl, RegVT, ArgValue, in LowerFormalArguments() 1266 ArgValue = DAG.getNode(ISD::TRUNCATE, dl, VA.getValVT(), ArgValue); in LowerFormalArguments() 1269 ArgValue = DAG.getNode(ISD::AssertZext, dl, RegVT, ArgValue, in LowerFormalArguments() 1271 ArgValue = DAG.getNode(ISD::TRUNCATE, dl, VA.getValVT(), ArgValue); in LowerFormalArguments() 1275 InVals.push_back(ArgValue); in LowerFormalArguments()
|
| /llvm-project-15.0.7/llvm/unittests/Analysis/ |
| H A D | AssumeBundleQueriesTest.cpp | 482 ASSERT_TRUE(MM.Min == K.ArgValue); in RunRandTest() 588 ASSERT_EQ(RK.ArgValue, 1u); in TEST() 594 ASSERT_EQ(RK.ArgValue, 1u); in TEST() 600 ASSERT_EQ(RK.ArgValue, 8u); in TEST()
|
| /llvm-project-15.0.7/llvm/lib/Target/Lanai/ |
| H A D | LanaiISelLowering.cpp | 461 SDValue ArgValue = DAG.getCopyFromReg(Chain, DL, VReg, RegVT); in LowerCCCArguments() local 467 ArgValue = DAG.getNode(ISD::AssertSext, DL, RegVT, ArgValue, in LowerCCCArguments() 470 ArgValue = DAG.getNode(ISD::AssertZext, DL, RegVT, ArgValue, in LowerCCCArguments() 474 ArgValue = DAG.getNode(ISD::TRUNCATE, DL, VA.getValVT(), ArgValue); in LowerCCCArguments() 476 InVals.push_back(ArgValue); in LowerCCCArguments()
|
| /llvm-project-15.0.7/llvm/lib/Target/MSP430/ |
| H A D | MSP430ISelLowering.cpp | 655 SDValue ArgValue = DAG.getCopyFromReg(Chain, dl, VReg, RegVT); in LowerCCCArguments() local 661 ArgValue = DAG.getNode(ISD::AssertSext, dl, RegVT, ArgValue, in LowerCCCArguments() 664 ArgValue = DAG.getNode(ISD::AssertZext, dl, RegVT, ArgValue, in LowerCCCArguments() 668 ArgValue = DAG.getNode(ISD::TRUNCATE, dl, VA.getValVT(), ArgValue); in LowerCCCArguments() 670 InVals.push_back(ArgValue); in LowerCCCArguments()
|
| /llvm-project-15.0.7/llvm/lib/Target/M68k/ |
| H A D | M68kISelLowering.cpp | 891 SDValue ArgValue; in LowerFormalArguments() local 907 ArgValue = DAG.getCopyFromReg(Chain, DL, Reg, RegVT); in LowerFormalArguments() 913 ArgValue = DAG.getNode(ISD::AssertSext, DL, RegVT, ArgValue, in LowerFormalArguments() 916 ArgValue = DAG.getNode(ISD::AssertZext, DL, RegVT, ArgValue, in LowerFormalArguments() 919 ArgValue = DAG.getBitcast(VA.getValVT(), ArgValue); in LowerFormalArguments() 923 ArgValue = DAG.getNode(ISD::TRUNCATE, DL, VA.getValVT(), ArgValue); in LowerFormalArguments() 927 ArgValue = LowerMemArgument(Chain, CCID, Ins, DL, DAG, VA, MFI, i); in LowerFormalArguments() 933 ArgValue = in LowerFormalArguments() 934 DAG.getLoad(VA.getValVT(), DL, Chain, ArgValue, MachinePointerInfo()); in LowerFormalArguments() 936 InVals.push_back(ArgValue); in LowerFormalArguments()
|
| /llvm-project-15.0.7/clang/lib/CodeGen/ |
| H A D | CGBuiltin.cpp | 730 ArgValue = in EmitVAStartEnd() 731 Builder.CreateBitCast(ArgValue, DestType, ArgValue->getName().data()); in EmitVAStartEnd() 1698 return ArgValue; in EmitCheckedArgForBuiltin() 1702 ArgValue, llvm::Constant::getNullValue(ArgValue->getType())); in EmitCheckedArgForBuiltin() 1708 return ArgValue; in EmitCheckedArgForBuiltin() 2893 ArgValue = Builder.CreateBitCast(ArgValue, ConvertType(ArgType)); in EmitBuiltinExpr() 5295 Value *ArgValue; in EmitBuiltinExpr() local 5316 ArgValue, in EmitBuiltinExpr() 5329 ArgValue = Builder.CreateBitCast(ArgValue, PTy); in EmitBuiltinExpr() 7403 ArgValue = Builder.CreateZExt(ArgValue, RegisterType); in EmitSpecialRegisterBuiltin() [all …]
|
| H A D | CGExprComplex.cpp | 1099 Address ArgValue = Address::invalid(); in VisitVAArgExpr() local 1100 Address ArgPtr = CGF.EmitVAArg(E, ArgValue); in VisitVAArgExpr()
|
| H A D | CGExprAgg.cpp | 1287 Address ArgValue = Address::invalid(); in VisitVAArgExpr() local 1288 Address ArgPtr = CGF.EmitVAArg(VE, ArgValue); in VisitVAArgExpr()
|
| H A D | CGExprCXX.cpp | 1399 RValueTy ArgValue; member 1473 DeleteArgs.add(Traits::get(CGF, Arg.ArgValue), Arg.ArgType); in Emit()
|
| /llvm-project-15.0.7/llvm/lib/Target/Mips/ |
| H A D | MipsISelLowering.cpp | 3690 SDValue ArgValue = DAG.getCopyFromReg(Chain, DL, Reg, RegVT); in LowerFormalArguments() local 3692 ArgValue = in LowerFormalArguments() 3700 ArgValue = DAG.getNode(ISD::BITCAST, DL, ValVT, ArgValue); in LowerFormalArguments() 3709 std::swap(ArgValue, ArgValue2); in LowerFormalArguments() 3711 ArgValue, ArgValue2); in LowerFormalArguments() 3714 InVals.push_back(ArgValue); in LowerFormalArguments() 3738 SDValue ArgValue = DAG.getLoad( in LowerFormalArguments() local 3741 OutChains.push_back(ArgValue.getValue(1)); in LowerFormalArguments() 3743 ArgValue = in LowerFormalArguments() 3746 InVals.push_back(ArgValue); in LowerFormalArguments() [all …]
|
| /llvm-project-15.0.7/llvm/lib/Target/SystemZ/ |
| H A D | SystemZISelLowering.cpp | 1504 SDValue ArgValue; in LowerFormalArguments() local 1546 ArgValue = DAG.getCopyFromReg(Chain, DL, VReg, LocVT); in LowerFormalArguments() 1569 ArgValue = DAG.getLoad(LocVT, DL, Chain, FIN, in LowerFormalArguments() 1585 SDValue Address = DAG.getNode(ISD::ADD, DL, PtrVT, ArgValue, in LowerFormalArguments() 1625 MemOps[I] = DAG.getStore(ArgValue.getValue(1), DL, ArgValue, FIN, in LowerFormalArguments() 1719 SDValue ArgValue = OutVals[I]; in LowerCall() local 1738 DAG.getStore(Chain, DL, ArgValue, SpillSlot, in LowerCall() 1755 ArgValue = SpillSlot; in LowerCall() 1757 ArgValue = convertValVTToLocVT(DAG, DL, VA, ArgValue); in LowerCall() 1764 ArgValue = lowerI128ToGR128(DAG, ArgValue); in LowerCall() [all …]
|
| /llvm-project-15.0.7/llvm/tools/llvm-objcopy/ |
| H A D | ObjcopyOptions.cpp | 530 static Error loadNewSectionData(StringRef ArgValue, StringRef OptionName, in loadNewSectionData() argument 532 if (!ArgValue.contains('=')) in loadNewSectionData() 536 std::pair<StringRef, StringRef> SecPair = ArgValue.split("="); in loadNewSectionData()
|
| /llvm-project-15.0.7/llvm/lib/Target/PowerPC/ |
| H A D | PPCFastISel.cpp | 1620 Value *ArgValue = CLI.OutVals[i]; in fastLowerCall() local 1621 Type *ArgTy = ArgValue->getType(); in fastLowerCall() 1632 Register Arg = getRegForValue(ArgValue); in fastLowerCall() 1636 Args.push_back(ArgValue); in fastLowerCall()
|
| /llvm-project-15.0.7/llvm/lib/Target/LoongArch/ |
| H A D | LoongArchISelLowering.cpp | 960 SDValue ArgValue = OutVals[i]; in LowerCall() local 969 RegsToPass.push_back(std::make_pair(VA.getLocReg(), ArgValue)); in LowerCall()
|
| /llvm-project-15.0.7/llvm/lib/Target/RISCV/ |
| H A D | RISCVISelLowering.cpp | 10973 SDValue ArgValue; in LowerFormalArguments() local 10977 ArgValue = unpackF64OnRV32DSoftABI(DAG, Chain, VA, DL); in LowerFormalArguments() 10979 ArgValue = unpackFromRegLoc(DAG, Chain, VA, DL, *this); in LowerFormalArguments() 10981 ArgValue = unpackFromMemLoc(DAG, Chain, VA, DL); in LowerFormalArguments() 11007 InVals.push_back(ArgValue); in LowerFormalArguments() 11055 SDValue Store = DAG.getStore(Chain, DL, ArgValue, PtrOff, in LowerFormalArguments() 11228 SDValue ArgValue = OutVals[i]; in LowerCall() local 11298 DAG.getStore(Chain, DL, ArgValue, SpillSlot, in LowerCall() 11309 ArgValue = SpillSlot; in LowerCall() 11311 ArgValue = convertValVTToLocVT(DAG, ArgValue, VA, DL, Subtarget); in LowerCall() [all …]
|
| /llvm-project-15.0.7/llvm/lib/TableGen/ |
| H A D | TGParser.cpp | 3815 if (TypedInit *ArgValue = dyn_cast<TypedInit>(Value)) { in CheckTemplateArgValues() local 3816 auto *CastValue = ArgValue->getCastTo(ArgType); in CheckTemplateArgValues() 3826 ") is of type " + ArgValue->getType()->getAsString() + in CheckTemplateArgValues() 3828 ArgValue->getAsString()); in CheckTemplateArgValues()
|