Searched refs:AndC (Results 1 – 8 of 8) sorted by relevance
| /llvm-project-15.0.7/llvm/lib/Transforms/InstCombine/ |
| H A D | InstCombineSimplifyDemanded.cpp | 290 Constant *AndC = Constant::getIntegerValue(VTy, in SimplifyDemandedUseBits() local 292 Instruction *And = BinaryOperator::CreateAnd(I->getOperand(0), AndC); in SimplifyDemandedUseBits() 323 Constant *AndC = ConstantInt::get(VTy, NewMask & AndRHS->getValue()); in SimplifyDemandedUseBits() local 324 Instruction *NewAnd = BinaryOperator::CreateAnd(I->getOperand(0), AndC); in SimplifyDemandedUseBits()
|
| H A D | InstCombineAddSub.cpp | 2185 const APInt *AddC, *AndC; in visitSub() local 2187 match(Op1, m_And(m_Specific(X), m_APInt(AndC)))) { in visitSub() 2191 if ((HighMask & *AndC).isZero()) in visitSub() 2192 return BinaryOperator::CreateAnd(Op0, ConstantInt::get(Ty, ~(*AndC))); in visitSub()
|
| H A D | InstCombineAndOrXor.cpp | 2632 const APInt *AndC, *SmallC = nullptr, *BigC = nullptr; in foldAndOrOfICmps() local 2637 match(LHS0, m_And(m_Specific(V), m_APInt(AndC)))) { in foldAndOrOfICmps() 2641 match(RHS0, m_And(m_Specific(V), m_APInt(AndC)))) { in foldAndOrOfICmps() 2652 if ((Low & *AndC).isZero() && (Low & *BigC).isZero()) { in foldAndOrOfICmps() 2653 Value *NewAnd = Builder.CreateAnd(V, Low | *AndC); in foldAndOrOfICmps()
|
| /llvm-project-15.0.7/llvm/test/Transforms/InstCombine/ |
| H A D | and.ll | 1875 ; LShrC < CTTZ(ShlC) < LShrC + CTTZ(AndC) 1902 ; CTTZ(ShlC) > LShrC + CTTZ(AndC) 1914 ; LShrC + CTTZ(AndC) > BitWidth 2069 ; ShlC > Log2(AndC)
|
| /llvm-project-15.0.7/llvm/lib/CodeGen/ |
| H A D | CodeGenPrepare.cpp | 6511 auto *AndC = dyn_cast<ConstantInt>(I->getOperand(1)); in optimizeLoadExt() local 6512 if (!AndC) in optimizeLoadExt() 6514 APInt AndBits = AndC->getValue(); in optimizeLoadExt()
|
| /llvm-project-15.0.7/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | DAGCombiner.cpp | 678 bool isAndLoadExtLoad(ConstantSDNode *AndC, LoadSDNode *LoadN, 5650 bool DAGCombiner::isAndLoadExtLoad(ConstantSDNode *AndC, LoadSDNode *LoadN, in isAndLoadExtLoad() argument 5652 if (!AndC->getAPIntValue().isMask()) in isAndLoadExtLoad() 5655 unsigned ActiveBits = AndC->getAPIntValue().countTrailingOnes(); in isAndLoadExtLoad() 12347 auto *AndC = cast<ConstantSDNode>(N0.getOperand(1)); in visitZERO_EXTEND() local 12348 EVT LoadResultTy = AndC->getValueType(0); in visitZERO_EXTEND() 12350 if (isAndLoadExtLoad(AndC, LN00, LoadResultTy, ExtVT)) in visitZERO_EXTEND() 12793 auto AndC = dyn_cast<ConstantSDNode>(N->getOperand(1)); in reduceLoadWidth() local 12794 if (!AndC) in reduceLoadWidth() 12797 const APInt &Mask = AndC->getAPIntValue(); in reduceLoadWidth()
|
| /llvm-project-15.0.7/llvm/lib/Target/ARM/ |
| H A D | ARMISelLowering.cpp | 17804 const APInt *AndC = isPowerOf2Constant(And->getOperand(1)); in PerformCMOVToBFICombine() local 17805 if (!AndC) in PerformCMOVToBFICombine() 17844 unsigned BitInX = AndC->logBase2(); in PerformCMOVToBFICombine()
|
| /llvm-project-15.0.7/llvm/lib/Target/X86/ |
| H A D | X86ISelLowering.cpp | 46700 auto *AndC = dyn_cast<ConstantSDNode>(N0.getOperand(1)); in combineShiftRightLogical() local 46701 if (!ShiftC || !AndC) in combineShiftRightLogical() 46707 APInt MaskVal = AndC->getAPIntValue(); in combineShiftRightLogical()
|