| /llvm-project-15.0.7/llvm/lib/Target/AArch64/ |
| H A D | AArch64TargetMachine.cpp | 350 if (getOptLevel() <= EnableGlobalISelAtO && in AArch64TargetMachine() 462 if (TM.getOptLevel() != CodeGenOpt::None) in AArch64PassConfig() 559 if (TM->getOptLevel() != CodeGenOpt::None) { in addIRPasses() 585 if (TM->getOptLevel() != CodeGenOpt::None) { in addIRPasses() 632 if (getOptLevel() != CodeGenOpt::None) in addCodeGenPrepare() 643 getOptLevel() != CodeGenOpt::None) in addInstSelector() 650 addPass(new IRTranslator(getOptLevel())); in addIRTranslator() 655 if (getOptLevel() == CodeGenOpt::None) in addPreLegalizeMachineIR() 690 if (getOptLevel() != CodeGenOpt::None) in addGlobalInstructionSelect() 699 if (TM->getOptLevel() != CodeGenOpt::None) in addMachineSSAOptimization() [all …]
|
| /llvm-project-15.0.7/llvm/lib/Target/ARM/ |
| H A D | ARMTargetMachine.cpp | 429 if (getOptLevel() == CodeGenOpt::Aggressive) in addIRPasses() 433 if (TM->getOptLevel() != CodeGenOpt::None) in addIRPasses() 445 if (getOptLevel() != CodeGenOpt::None) in addCodeGenPrepare() 451 if ((TM->getOptLevel() != CodeGenOpt::None && in addPreISel() 470 if (TM->getOptLevel() != CodeGenOpt::None) { in addPreISel() 492 addPass(new IRTranslator(getOptLevel())); in addIRTranslator() 512 if (getOptLevel() != CodeGenOpt::None) { in addPreRegAlloc() 529 if (getOptLevel() != CodeGenOpt::None) { in addPreSched2() 541 if (getOptLevel() != CodeGenOpt::None) { in addPreSched2() 558 if (getOptLevel() != CodeGenOpt::None) { in addPreSched2() [all …]
|
| /llvm-project-15.0.7/llvm/lib/Target/PowerPC/ |
| H A D | PPCTargetMachine.cpp | 395 if (TM.getOptLevel() != CodeGenOpt::None) in PPCPassConfig() 435 if (TM->getOptLevel() != CodeGenOpt::None) in addIRPasses() 444 if (TM->getOptLevel() == CodeGenOpt::Aggressive && in addIRPasses() 474 if (!DisableCTRLoops && getOptLevel() != CodeGenOpt::None) in addPreISel() 514 if (ReduceCRLogical && getOptLevel() != CodeGenOpt::None) in addMachineSSAOptimization() 525 if (getOptLevel() != CodeGenOpt::None) { in addPreRegAlloc() 550 if (getOptLevel() != CodeGenOpt::None) in addPreRegAlloc() 553 if (getOptLevel() != CodeGenOpt::None) in addPreRegAlloc() 558 if (getOptLevel() != CodeGenOpt::None) in addPreSched2() 566 if (getOptLevel() != CodeGenOpt::None) in addPreEmitPass() [all …]
|
| /llvm-project-15.0.7/llvm/lib/Target/SystemZ/ |
| H A D | SystemZTargetMachine.cpp | 253 if (getOptLevel() != CodeGenOpt::None) { in addIRPasses() 262 addPass(createSystemZISelDag(getSystemZTargetMachine(), getOptLevel())); in addInstSelector() 264 if (getOptLevel() != CodeGenOpt::None) in addInstSelector() 286 if (getOptLevel() == CodeGenOpt::None) in addPostRegAlloc() 291 if (getOptLevel() != CodeGenOpt::None) in addPreSched2() 299 if (getOptLevel() != CodeGenOpt::None) in addPreEmitPass() 325 if (getOptLevel() != CodeGenOpt::None) in addPreEmitPass() 332 if (getOptLevel() != CodeGenOpt::None) in addPreEmitPass()
|
| /llvm-project-15.0.7/llvm/lib/Target/RISCV/ |
| H A D | RISCVTargetMachine.cpp | 191 if (getOptLevel() != CodeGenOpt::None) in addIRPasses() 194 if (getOptLevel() != CodeGenOpt::None) in addIRPasses() 201 if (TM->getOptLevel() != CodeGenOpt::None) { in addPreISel() 211 addPass(createRISCVISelDag(getRISCVTargetMachine(), getOptLevel())); in addInstSelector() 217 addPass(new IRTranslator(getOptLevel())); in addIRTranslator() 232 addPass(new InstructionSelect(getOptLevel())); in addGlobalInstructionSelect() 259 if (TM->getOptLevel() != CodeGenOpt::None) in addPreRegAlloc() 265 if (TM->getOptLevel() != CodeGenOpt::None && EnableRedundantCopyElimination) in addPostRegAlloc()
|
| /llvm-project-15.0.7/llvm/include/llvm/CodeGen/ |
| H A D | CodeGenPassBuilder.h | 248 CodeGenOpt::Level getOptLevel() const { return TM.getOptLevel(); } in getOptLevel() function 625 if (getOptLevel() != CodeGenOpt::None) { in addIRPasses() 650 if (getOptLevel() != CodeGenOpt::None) in addIRPasses() 692 addPass(DwarfEHPass(getOptLevel())); in addPassesToHandleExceptions() 699 addPass(DwarfEHPass(getOptLevel())); in addPassesToHandleExceptions() 722 if (getOptLevel() != CodeGenOpt::None && !Opt.DisableCGP) in addCodeGenPrepare() 845 if (getOptLevel() != CodeGenOpt::None) { in addMachinePasses() 874 if (getOptLevel() != CodeGenOpt::None) { in addMachinePasses() 882 if (getOptLevel() != CodeGenOpt::None) in addMachinePasses() 897 if (getOptLevel() != CodeGenOpt::None && in addMachinePasses() [all …]
|
| /llvm-project-15.0.7/llvm/lib/Target/X86/ |
| H A D | X86TargetMachine.cpp | 437 if (TM->getOptLevel() != CodeGenOpt::None) { in addIRPasses() 463 addPass(createX86ISelDag(getX86TargetMachine(), getOptLevel())); in addInstSelector() 467 getOptLevel() != CodeGenOpt::None) in addInstSelector() 475 addPass(new IRTranslator(getOptLevel())); in addIRTranslator() 490 addPass(new InstructionSelect(getOptLevel())); in addGlobalInstructionSelect() 511 if (getOptLevel() != CodeGenOpt::None) { in addPreRegAlloc() 523 if (getOptLevel() != CodeGenOpt::None) in addPreRegAlloc() 541 if (getOptLevel() != CodeGenOpt::None) in addPostRegAlloc() 548 if (getOptLevel() != CodeGenOpt::None) { in addPreEmitPass() 557 if (getOptLevel() != CodeGenOpt::None) { in addPreEmitPass() [all …]
|
| H A D | X86SpeculativeExecutionSideEffectSuppression.cpp | 91 const auto &OptLevel = MF.getTarget().getOptLevel(); in runOnMachineFunction()
|
| /llvm-project-15.0.7/llvm/lib/Target/AMDGPU/ |
| H A D | AMDGPUTargetMachine.cpp | 1046 if (TM.getOptLevel() > CodeGenOpt::None) in addIRPasses() 1118 if (TM->getOptLevel() > CodeGenOpt::None) in addPreISel() 1158 if (TM->getOptLevel() > CodeGenOpt::None) in addPreISel() 1165 if (TM->getOptLevel() > CodeGenOpt::None) in addPreISel() 1184 if (TM->getOptLevel() > CodeGenOpt::Less) in addPreISel() 1230 addPass(new IRTranslator(getOptLevel())); in addIRTranslator() 1300 if (TM->getOptLevel() > CodeGenOpt::Less) in addOptimizedRegAlloc() 1401 if (getOptLevel() > CodeGenOpt::None) in addPostRegAlloc() 1420 if (getOptLevel() > CodeGenOpt::None) in addPreEmitPass() 1426 if (getOptLevel() > CodeGenOpt::None) in addPreEmitPass() [all …]
|
| H A D | R600TargetMachine.cpp | 120 addPass(createR600ISelDag(&getAMDGPUTargetMachine(), getOptLevel())); in addInstSelector()
|
| H A D | AMDGPUTargetMachine.h | 137 if (TM->getOptLevel() < Level)
|
| /llvm-project-15.0.7/llvm/lib/Target/Hexagon/ |
| H A D | HexagonTargetMachine.cpp | 338 bool NoOpt = (getOptLevel() == CodeGenOpt::None); in addIRPasses() 371 bool NoOpt = (getOptLevel() == CodeGenOpt::None); in addInstSelector() 376 addPass(createHexagonISelDag(TM, getOptLevel())); in addInstSelector() 409 if (getOptLevel() != CodeGenOpt::None) { in addPreRegAlloc() 419 if (TM->getOptLevel() >= CodeGenOpt::Default) in addPreRegAlloc() 424 if (getOptLevel() != CodeGenOpt::None) { in addPostRegAlloc() 436 if (getOptLevel() != CodeGenOpt::None) in addPreSched2() 442 bool NoOpt = (getOptLevel() == CodeGenOpt::None); in addPreEmitPass()
|
| /llvm-project-15.0.7/llvm/lib/CodeGen/ |
| H A D | TargetPassConfig.cpp | 645 return TM->getOptLevel(); in getOptLevel() 859 if (getOptLevel() != CodeGenOpt::None) { in addIRPasses() 920 if (getOptLevel() != CodeGenOpt::None) in addIRPasses() 941 if (getOptLevel() != CodeGenOpt::None) in addIRPasses() 967 addPass(createDwarfEHPass(getOptLevel())); in addPassesToHandleExceptions() 974 addPass(createDwarfEHPass(getOptLevel())); in addPassesToHandleExceptions() 1153 if (getOptLevel() != CodeGenOpt::None) { in addMachinePasses() 1199 if (getOptLevel() != CodeGenOpt::None) { in addMachinePasses() 1210 if (getOptLevel() != CodeGenOpt::None) in addMachinePasses() 1225 if (getOptLevel() != CodeGenOpt::None && in addMachinePasses() [all …]
|
| /llvm-project-15.0.7/llvm/lib/Target/Mips/ |
| H A D | MipsTargetMachine.cpp | 258 return getStandardCSEConfigForOpt(TM->getOptLevel()); in getCSEConfig() 273 addPass(createMips16ISelDag(getMipsTargetMachine(), getOptLevel())); in addInstSelector() 274 addPass(createMipsSEISelDag(getMipsTargetMachine(), getOptLevel())); in addInstSelector() 327 addPass(new IRTranslator(getOptLevel())); in addIRTranslator() 341 bool IsOptNone = getOptLevel() == CodeGenOpt::None; in addPreRegBankSelect() 351 addPass(new InstructionSelect(getOptLevel())); in addGlobalInstructionSelect()
|
| H A D | MipsPostLegalizerCombiner.cpp | 121 MF.getTarget().getOptLevel() != CodeGenOpt::None && !skipFunction(F); in runOnMachineFunction()
|
| /llvm-project-15.0.7/llvm/lib/Target/NVPTX/ |
| H A D | NVPTXTargetMachine.cpp | 264 if (getOptLevel() == CodeGenOpt::Aggressive) in addEarlyCSEOrGVNPass() 320 if (getOptLevel() != CodeGenOpt::None) in addIRPasses() 328 if (getOptLevel() != CodeGenOpt::None) { in addIRPasses() 349 if (getOptLevel() != CodeGenOpt::None) { in addIRPasses() 362 addPass(createNVPTXISelDag(getNVPTXTargetMachine(), getOptLevel())); in addInstSelector() 377 if (getOptLevel() != CodeGenOpt::None) { in addPostRegAlloc()
|
| /llvm-project-15.0.7/llvm/lib/Target/WebAssembly/ |
| H A D | WebAssemblyTargetMachine.cpp | 423 if (getOptLevel() != CodeGenOpt::None) in addIRPasses() 467 createWebAssemblyISelDag(getWebAssemblyTargetMachine(), getOptLevel())); in addInstSelector() 525 if (getOptLevel() != CodeGenOpt::None) { in addPreEmitPass() 560 if (getOptLevel() != CodeGenOpt::None) in addPreEmitPass()
|
| /llvm-project-15.0.7/clang/tools/clang-fuzzer/handle-llvm/ |
| H A D | handle_llvm.cpp | 57 static void getOptLevel(const std::vector<const char *> &ExtraArgs, in getOptLevel() function 220 getOptLevel(ExtraArgs, OLvl); in HandleLLVM()
|
| /llvm-project-15.0.7/llvm/lib/Target/MSP430/ |
| H A D | MSP430TargetMachine.cpp | 76 addPass(createMSP430ISelDag(getMSP430TargetMachine(), getOptLevel())); in addInstSelector()
|
| /llvm-project-15.0.7/llvm/lib/Target/ARC/ |
| H A D | ARCTargetMachine.cpp | 70 addPass(createARCISelDag(getARCTargetMachine(), getOptLevel())); in addInstSelector()
|
| /llvm-project-15.0.7/llvm/lib/Target/XCore/ |
| H A D | XCoreTargetMachine.cpp | 97 addPass(createXCoreISelDag(getXCoreTargetMachine(), getOptLevel())); in addInstSelector()
|
| /llvm-project-15.0.7/llvm/lib/Target/AVR/ |
| H A D | AVRTargetMachine.cpp | 112 addPass(createAVRISelDag(getAVRTargetMachine(), getOptLevel())); in addInstSelector()
|
| /llvm-project-15.0.7/llvm/lib/Target/SPIRV/ |
| H A D | SPIRVTargetMachine.cpp | 154 addPass(new IRTranslator(getOptLevel())); in addIRTranslator()
|
| /llvm-project-15.0.7/llvm/lib/Target/BPF/ |
| H A D | BPFTargetMachine.cpp | 181 if (getOptLevel() != CodeGenOpt::None) in addPreEmitPass()
|
| /llvm-project-15.0.7/llvm/lib/Target/ |
| H A D | TargetMachine.cpp | 182 CodeGenOpt::Level TargetMachine::getOptLevel() const { return OptLevel; } in getOptLevel() function in TargetMachine
|