| /llvm-project-15.0.7/llvm/lib/MC/ |
| H A D | MCInstPrinter.cpp | 91 const MCOperand &Opnd = MI.getOperand(OpIdx); in matchAliasCondition() local 98 return Opnd.isImm() && Opnd.getImm() == int32_t(C.Value); in matchAliasCondition() 101 return Opnd.isReg() && Opnd.getReg() == C.Value; in matchAliasCondition() 104 return Opnd.isReg() && Opnd.getReg() == MI.getOperand(C.Value).getReg(); in matchAliasCondition() 107 return Opnd.isReg() && MRI.getRegClass(C.Value).contains(Opnd.getReg()); in matchAliasCondition() 110 return M.ValidateMCOperand(Opnd, *STI, C.Value); in matchAliasCondition()
|
| /llvm-project-15.0.7/llvm/lib/Target/X86/ |
| H A D | X86FixupLEAs.cpp | 422 if (Opnd.isReg()) { in searchALUInst() 423 if (Opnd.getReg() == DestReg) { in searchALUInst() 424 if (Opnd.isDef() || !Opnd.isKill()) in searchALUInst() 470 if (!Opnd.isReg()) in checkRegUsage() 472 Register Reg = Opnd.getReg(); in checkRegUsage() 476 if (Opnd.isDef()) in checkRegUsage() 478 else if (Opnd.isKill()) in checkRegUsage() 479 *KilledBase = &Opnd; in checkRegUsage() 482 if (Opnd.isDef()) in checkRegUsage() 484 else if (Opnd.isKill()) in checkRegUsage() [all …]
|
| H A D | X86FastISel.cpp | 2357 const Value *Opnd = nullptr; in X86SelectSelect() local 2360 case CmpInst::FCMP_FALSE: Opnd = I->getOperand(2); break; in X86SelectSelect() 2361 case CmpInst::FCMP_TRUE: Opnd = I->getOperand(1); break; in X86SelectSelect() 2364 if (Opnd) { in X86SelectSelect() 2365 Register OpReg = getRegForValue(Opnd); in X86SelectSelect()
|
| /llvm-project-15.0.7/llvm/lib/Transforms/ObjCARC/ |
| H A D | ObjCARC.h | 66 const auto *Opnd = Inst.getOperand(0)->stripPointerCasts(); in getreturnRVOperand() local 67 if (const auto *C = dyn_cast<CallInst>(Opnd)) in getreturnRVOperand() 69 return dyn_cast<InvokeInst>(Opnd); in getreturnRVOperand()
|
| H A D | ObjCARCOpts.cpp | 923 for (Value *Opnd : PN->incoming_values()) in isInertARCValue() 924 if (!isInertARCValue(Opnd, VisitedPhis)) in isInertARCValue()
|
| /llvm-project-15.0.7/llvm/lib/Transforms/Scalar/ |
| H A D | ConstantHoisting.cpp | 176 Value *Opnd = Inst->getOperand(Idx); in findMatInsertPt() local 177 if (auto CastInst = dyn_cast<Instruction>(Opnd)) in findMatInsertPt() 456 Value *Opnd = Inst->getOperand(Idx); in collectConstantCandidates() local 459 if (auto ConstInt = dyn_cast<ConstantInt>(Opnd)) { in collectConstantCandidates() 465 if (auto CastInst = dyn_cast<Instruction>(Opnd)) { in collectConstantCandidates() 480 if (auto ConstExpr = dyn_cast<ConstantExpr>(Opnd)) { in collectConstantCandidates() 787 Value *Opnd = ConstUser.Inst->getOperand(ConstUser.OpndIdx); in emitBaseConstants() local 790 if (isa<ConstantInt>(Opnd)) { in emitBaseConstants() 799 if (auto CastInst = dyn_cast<Instruction>(Opnd)) { in emitBaseConstants() 821 if (auto ConstExpr = dyn_cast<ConstantExpr>(Opnd)) { in emitBaseConstants()
|
| H A D | InferAddressSpaces.cpp | 239 unsigned getPredicatedAddrSpace(const Value &V, Value *Opnd) const; 871 Value *Opnd) const { in getPredicatedAddrSpace() 876 Opnd = Opnd->stripInBoundsOffsets(); in getPredicatedAddrSpace() 877 for (auto &AssumeVH : AC.assumptionsFor(Opnd)) { in getPredicatedAddrSpace()
|
| H A D | Reassociate.cpp | 1297 static Value *createAndInstr(Instruction *InsertBefore, Value *Opnd, in createAndInstr() argument 1303 return Opnd; in createAndInstr() 1306 Opnd, ConstantInt::get(Opnd->getType(), ConstOpnd), "and.ra", in createAndInstr()
|
| /llvm-project-15.0.7/llvm/lib/Target/BPF/ |
| H A D | BPFMISimplifyPatchable.cpp | 142 const MachineOperand &Opnd = DefInst->getOperand(0); in checkADDrr() local 143 if (Opnd.isReg() && Opnd.getReg() == MO.getReg()) in checkADDrr()
|
| /llvm-project-15.0.7/llvm/lib/CodeGen/ |
| H A D | CodeGenPrepare.cpp | 2788 TruncBuilder(Instruction *Opnd, Type *Ty) : TypePromotionAction(Opnd) { in TruncBuilder() argument 2789 IRBuilder<> Builder(Opnd); in TruncBuilder() 3021 Value *createTrunc(Instruction *Opnd, Type *Ty); 4069 Instruction *Opnd, in getOrigType() argument 4257 if (!Opnd) in canGetThrough() 4267 else if ((IsSExt && isa<SExtInst>(Opnd)) || (!IsSExt && isa<ZExtInst>(Opnd))) in canGetThrough() 4268 OpndType = Opnd->getOperand(0)->getType(); in canGetThrough() 4412 Value *Opnd = ExtOpnd->getOperand(OpIdx); in promoteOperandForOther() local 4422 if (isa<UndefValue>(Opnd)) { in promoteOperandForOther() 4434 : TPT.createZExt(Ext, Opnd, Ext->getType()); in promoteOperandForOther() [all …]
|
| /llvm-project-15.0.7/llvm/lib/Target/Mips/AsmParser/ |
| H A D | MipsAsmParser.cpp | 2003 MCOperand Opnd; in processInstruction() local 2017 if (!Opnd.isImm()) in processInstruction() 2034 if (!Opnd.isImm()) in processInstruction() 2201 MCOperand Opnd; in processInstruction() local 2209 if (!Opnd.isImm()) in processInstruction() 2219 if (!Opnd.isImm()) in processInstruction() 2227 if (!Opnd.isImm()) in processInstruction() 2235 if (!Opnd.isImm()) in processInstruction() 2244 if (!Opnd.isImm()) in processInstruction() 2254 if (!Opnd.isImm()) in processInstruction() [all …]
|
| /llvm-project-15.0.7/llvm/lib/Transforms/InstCombine/ |
| H A D | InstCombineAddSub.cpp | 617 for (const FAddend *Opnd : Opnds) { in createNaryFAdd() local 619 Value *V = createAddendVal(*Opnd, NeedNeg); in createNaryFAdd() 697 for (const FAddend *Opnd : Opnds) { in calcInstrNumber() local 698 if (Opnd->isConstant()) in calcInstrNumber() 703 if (isa<UndefValue>(Opnd->getSymVal())) in calcInstrNumber() 706 const FAddendCoef &CE = Opnd->getCoef(); in calcInstrNumber() 724 Value *FAddCombine::createAddendVal(const FAddend &Opnd, bool &NeedNeg) { in createAddendVal() argument 725 const FAddendCoef &Coeff = Opnd.getCoef(); in createAddendVal() 727 if (Opnd.isConstant()) { in createAddendVal() 732 Value *OpndVal = Opnd.getSymVal(); in createAddendVal()
|
| /llvm-project-15.0.7/llvm/lib/Target/AMDGPU/Disassembler/ |
| H A D | AMDGPUDisassembler.cpp | 59 addOperand(MCInst &Inst, const MCOperand& Opnd) { in addOperand() argument 60 Inst.addOperand(Opnd); in addOperand() 61 return Opnd.isValid() ? in addOperand()
|
| /llvm-project-15.0.7/llvm/lib/Target/Mips/ |
| H A D | MipsSEISelLowering.cpp | 1319 SDValue Opnd = Op->getOperand(++OpNo), In64; in lowerDSPIntr() local 1321 if (Opnd.getValueType() == MVT::i64) in lowerDSPIntr() 1322 In64 = initAccumulator(Opnd, DL, DAG); in lowerDSPIntr() 1324 Ops.push_back(Opnd); in lowerDSPIntr()
|
| H A D | MicroMips32r6InstrInfo.td | 1786 class JumpLinkMMR6<Instruction JumpInst, DAGOperand Opnd> : 1788 PseudoInstExpansion<(JumpInst Opnd:$target)>;
|
| H A D | MipsInstrInfo.td | 1604 class TailCall<Instruction JumpInst, DAGOperand Opnd> : 1606 PseudoInstExpansion<(JumpInst Opnd:$target)>;
|
| /llvm-project-15.0.7/llvm/lib/Target/AArch64/ |
| H A D | AArch64FastISel.cpp | 2016 for (auto &Opnd : MI->uses()) { in selectLoad() local 2017 if (Opnd.isReg()) { in selectLoad() 2018 Reg = Opnd.getReg(); in selectLoad()
|
| H A D | AArch64ISelLowering.cpp | 14249 SDValue Opnd = V->getOperand(1); in performMulCombine() local 14252 std::swap(Opnd, MulOper); in performMulCombine() 14253 if (auto C = dyn_cast<ConstantSDNode>(Opnd)) in performMulCombine()
|