Home
last modified time | relevance | path

Searched refs:IntNo (Results 1 – 22 of 22) sorted by relevance

/llvm-project-15.0.7/llvm/lib/Target/WebAssembly/
H A DWebAssemblyISelDAGToDAG.cpp155 unsigned IntNo = Node->getConstantOperandVal(0); in Select() local
156 switch (IntNo) { in Select()
177 unsigned IntNo = Node->getConstantOperandVal(1); in Select() local
180 switch (IntNo) { in Select()
211 unsigned IntNo = Node->getConstantOperandVal(1); in Select() local
212 switch (IntNo) { in Select()
H A DWebAssemblyISelLowering.cpp878 unsigned IntNo = Op.getConstantOperandVal(0); in computeKnownBitsForTargetNode() local
879 switch (IntNo) { in computeKnownBitsForTargetNode()
1875 unsigned IntNo; in LowerIntrinsic() local
1879 IntNo = Op.getConstantOperandVal(1); in LowerIntrinsic()
1882 IntNo = Op.getConstantOperandVal(0); in LowerIntrinsic()
1889 switch (IntNo) { in LowerIntrinsic()
/llvm-project-15.0.7/llvm/lib/Target/RISCV/
H A DRISCVISelDAGToDAG.cpp527 assert((IntNo == Intrinsic::riscv_vsetvli || in selectVSETVLI()
528 IntNo == Intrinsic::riscv_vsetvlimax || in selectVSETVLI()
529 IntNo == Intrinsic::riscv_vsetvli_opt || in selectVSETVLI()
530 IntNo == Intrinsic::riscv_vsetvlimax_opt) && in selectVSETVLI()
533 bool VLMax = IntNo == Intrinsic::riscv_vsetvlimax || in selectVSETVLI()
992 unsigned IntNo = Node->getConstantOperandVal(0); in Select() local
993 switch (IntNo) { in Select()
1177 switch (IntNo) { in Select()
1337 IntNo == Intrinsic::riscv_vlse || IntNo == Intrinsic::riscv_vlse_mask; in Select()
1409 switch (IntNo) { in Select()
[all …]
H A DRISCVISelLowering.cpp4713 switch (IntNo) { in lowerVectorIntrinsicScalars()
4792 if (IntNo == Intrinsic::riscv_vslide1up || in lowerVectorIntrinsicScalars()
4843 switch (IntNo) { in LowerINTRINSIC_WO_CHAIN()
4961 switch (IntNo) { in LowerINTRINSIC_W_CHAIN()
5060 switch (IntNo) { in LowerINTRINSIC_VOID()
6750 switch (IntNo) { in getRISCVWOpcodeByIntr()
7269 switch (IntNo) { in ReplaceNodeResults()
9333 switch (IntNo) { in PerformDAGCombine()
9350 if (IntNo == Intrinsic::riscv_vfirst || in PerformDAGCombine()
9630 unsigned IntNo = in computeKnownBitsForTargetNode() local
[all …]
/llvm-project-15.0.7/llvm/lib/Target/BPF/
H A DBPFISelDAGToDAG.cpp203 unsigned IntNo = cast<ConstantSDNode>(Node->getOperand(1))->getZExtValue(); in Select() local
204 switch (IntNo) { in Select()
479 unsigned IntNo = cast<ConstantSDNode>(BaseV->getOperand(1))->getZExtValue(); in PreprocessTrunc() local
482 if (!((IntNo == Intrinsic::bpf_load_byte && MaskV == 0xFF) || in PreprocessTrunc()
483 (IntNo == Intrinsic::bpf_load_half && MaskV == 0xFFFF) || in PreprocessTrunc()
484 (IntNo == Intrinsic::bpf_load_word && MaskV == 0xFFFFFFFF))) in PreprocessTrunc()
/llvm-project-15.0.7/llvm/lib/Target/Hexagon/
H A DHexagonISelDAGToDAG.cpp200 auto FLC = LoadPciMap.find(IntNo); in LoadInstrForLoadIntrinsic()
333 auto FLI = LoadBrevMap.find(IntNo); in SelectBrevLdIntrinsic()
381 auto FLI = LoadNPcMap.find (IntNo); in SelectNewCircIntrinsic()
385 IntNo == Intrinsic::hexagon_L2_loadrd_pcr) in SelectNewCircIntrinsic()
420 auto FSI = StoreNPcMap.find (IntNo); in SelectNewCircIntrinsic()
640 if (IntNo == Intrinsic::hexagon_V6_vgathermw || in SelectIntrinsicWChain()
642 IntNo == Intrinsic::hexagon_V6_vgathermh || in SelectIntrinsicWChain()
644 IntNo == Intrinsic::hexagon_V6_vgathermhw || in SelectIntrinsicWChain()
649 if (IntNo == Intrinsic::hexagon_V6_vgathermwq || in SelectIntrinsicWChain()
651 IntNo == Intrinsic::hexagon_V6_vgathermhq || in SelectIntrinsicWChain()
[all …]
H A DHexagonISelDAGToDAGHVX.cpp2399 unsigned IntNo = cast<ConstantSDNode>(N->getOperand(1))->getZExtValue(); in SelectV65GatherPred() local
2400 switch (IntNo) { in SelectV65GatherPred()
2438 unsigned IntNo = cast<ConstantSDNode>(N->getOperand(1))->getZExtValue(); in SelectV65Gather() local
2439 switch (IntNo) { in SelectV65Gather()
H A DHexagonISelLoweringHVX.cpp1938 unsigned IntNo = cast<ConstantSDNode>(Op.getOperand(0))->getZExtValue(); in LowerHvxIntrinsic() local
1942 if (IntNo == IntPredCast) { in LowerHvxIntrinsic()
H A DHexagonISelLowering.cpp732 unsigned IntNo = cast<ConstantSDNode>(Op.getOperand(1))->getZExtValue(); in LowerINTRINSIC_VOID() local
734 if (IntNo == Intrinsic::hexagon_prefetch) { in LowerINTRINSIC_VOID()
/llvm-project-15.0.7/llvm/lib/Target/XCore/
H A DXCoreISelDAGToDAG.cpp245 unsigned IntNo = cast<ConstantSDNode>(Addr->getOperand(1))->getZExtValue(); in tryBRIND() local
246 if (IntNo != Intrinsic::xcore_checkevent) in tryBRIND()
H A DXCoreISelLowering.cpp914 unsigned IntNo = cast<ConstantSDNode>(Op.getOperand(0))->getZExtValue(); in LowerINTRINSIC_WO_CHAIN() local
915 switch (IntNo) { in LowerINTRINSIC_WO_CHAIN()
1830 unsigned IntNo = cast<ConstantSDNode>(Op.getOperand(1))->getZExtValue(); in computeKnownBitsForTargetNode() local
1831 switch (IntNo) { in computeKnownBitsForTargetNode()
/llvm-project-15.0.7/llvm/lib/Target/ARM/
H A DARMISelDAGToDAG.cpp4734 switch (IntNo) { in Select()
4777 bool IsAcquire = IntNo == Intrinsic::arm_ldaexd; in Select()
4856 bool IsRelease = IntNo == Intrinsic::arm_stlexd; in Select()
5200 switch (IntNo) { in Select()
5249 IntNo == Intrinsic::arm_mve_vadc_predicated); in Select()
5304 IntNo == Intrinsic::arm_mve_vidup_predicated); in Select()
5314 IntNo == Intrinsic::arm_mve_vddup_predicated); in Select()
5344 bool HasAccum = IntNo == Intrinsic::arm_cde_cx1da || in Select()
5345 IntNo == Intrinsic::arm_cde_cx2da || in Select()
5346 IntNo == Intrinsic::arm_cde_cx3da; in Select()
[all …]
H A DARMISelLowering.cpp4019 unsigned IntNo = in LowerINTRINSIC_VOID() local
4023 switch (IntNo) { in LowerINTRINSIC_VOID()
4064 switch (IntNo) { in LowerINTRINSIC_WO_CHAIN()
10460 if (IntNo == Intrinsic::arm_smlald) in ReplaceLongIntrinsic()
10464 else if (IntNo == Intrinsic::arm_smlsld) in ReplaceLongIntrinsic()
15598 switch (IntNo) { in TryCombineBaseUpdate()
16058 if (IntNo == Intrinsic::arm_mve_vst2q && in PerformMVEVLDCombine()
16090 switch (IntNo) { in PerformMVEVLDCombine()
17186 switch (IntNo) { in PerformIntrinsicCombine()
17214 switch (IntNo) { in PerformIntrinsicCombine()
[all …]
/llvm-project-15.0.7/llvm/lib/Target/AArch64/
H A DAArch64ISelDAGToDAG.cpp70 bool tryMULLV64LaneV128(unsigned IntNo, SDNode *N);
782 if (IntNo == Intrinsic::aarch64_neon_smull) { in tryMULLV64LaneV128()
793 } else if (IntNo == Intrinsic::aarch64_neon_umull) { in tryMULLV64LaneV128()
3671 switch (IntNo) { in Select()
4099 switch (IntNo) { in Select()
4137 if (tryMULLV64LaneV128(IntNo, Node)) in Select()
4147 switch (IntNo) { in Select()
5156 const unsigned IntNo = in getMemVTFromNode() local
5158 if (IntNo == Intrinsic::aarch64_sme_ldr || in getMemVTFromNode()
5159 IntNo == Intrinsic::aarch64_sme_str) in getMemVTFromNode()
[all …]
H A DAArch64ISelLowering.cpp1951 switch (IntNo) { in computeKnownBitsForTargetNode()
4464 unsigned IntNo = Op.getConstantOperandVal(1); in LowerINTRINSIC_W_CHAIN() local
4466 switch (IntNo) { in LowerINTRINSIC_W_CHAIN()
4508 switch (IntNo) { in LowerINTRINSIC_WO_CHAIN()
4790 bool IsShiftRight = IntNo == Intrinsic::aarch64_neon_vsri; in LowerINTRINSIC_WO_CHAIN()
4800 bool IsSignedAdd = (IntNo == Intrinsic::aarch64_neon_srhadd || in LowerINTRINSIC_WO_CHAIN()
4801 IntNo == Intrinsic::aarch64_neon_shadd); in LowerINTRINSIC_WO_CHAIN()
4819 unsigned Opcode = IntNo == Intrinsic::aarch64_neon_uaddlp in LowerINTRINSIC_WO_CHAIN()
4828 unsigned Opcode = (IntNo == Intrinsic::aarch64_neon_udot || in LowerINTRINSIC_WO_CHAIN()
4829 IntNo == Intrinsic::aarch64_sve_udot) in LowerINTRINSIC_WO_CHAIN()
[all …]
/llvm-project-15.0.7/llvm/lib/Target/X86/
H A DX86IntrinsicsInfo.h328 static const IntrinsicData* getIntrinsicWithChain(unsigned IntNo) { in getIntrinsicWithChain() argument
329 const IntrinsicData *Data = lower_bound(IntrinsicsWithChain, IntNo); in getIntrinsicWithChain()
330 if (Data != std::end(IntrinsicsWithChain) && Data->Id == IntNo) in getIntrinsicWithChain()
1384 static const IntrinsicData* getIntrinsicWithoutChain(unsigned IntNo) { in getIntrinsicWithoutChain() argument
1385 const IntrinsicData *Data = lower_bound(IntrinsicsWithoutChain, IntNo); in getIntrinsicWithoutChain()
1386 if (Data != std::end(IntrinsicsWithoutChain) && Data->Id == IntNo) in getIntrinsicWithoutChain()
H A DX86ISelDAGToDAG.cpp4754 unsigned IntNo = Node->getConstantOperandVal(1); in Select() local
4755 switch (IntNo) { in Select()
4763 switch (IntNo) { in Select()
4786 unsigned Opc = IntNo == Intrinsic::x86_tileloadd64_internal in Select()
4813 unsigned IntNo = Node->getConstantOperandVal(1); in Select() local
4814 switch (IntNo) { in Select()
4822 switch (IntNo) { in Select()
4847 if (IntNo == Intrinsic::x86_sse3_monitor || in Select()
4848 IntNo == Intrinsic::x86_monitorx) { in Select()
4895 switch (IntNo) { in Select()
H A DX86ISelLowering.cpp26506 unsigned IntNo = Op.getConstantOperandVal(0); in LowerINTRINSIC_WO_CHAIN() local
27147 switch (IntNo) { in LowerINTRINSIC_WO_CHAIN()
27181 switch (IntNo) { in LowerINTRINSIC_WO_CHAIN()
27252 switch (IntNo) { in LowerINTRINSIC_WO_CHAIN()
27426 switch (IntNo) { in LowerINTRINSIC_WO_CHAIN()
27759 switch (IntNo) { in LowerINTRINSIC_W_CHAIN()
27838 switch (IntNo) { in LowerINTRINSIC_W_CHAIN()
27865 switch (IntNo) { in LowerINTRINSIC_W_CHAIN()
27889 switch (IntNo) { in LowerINTRINSIC_W_CHAIN()
27927 switch (IntNo) { in LowerINTRINSIC_W_CHAIN()
[all …]
/llvm-project-15.0.7/clang/lib/CodeGen/
H A DCGBuiltin.cpp18452 unsigned IntNo; in EmitWebAssemblyBuiltinExpr() local
18456 IntNo = Intrinsic::ceil; in EmitWebAssemblyBuiltinExpr()
18460 IntNo = Intrinsic::floor; in EmitWebAssemblyBuiltinExpr()
18491 unsigned IntNo; in EmitWebAssemblyBuiltinExpr() local
18587 unsigned IntNo; in EmitWebAssemblyBuiltinExpr() local
18629 unsigned IntNo; in EmitWebAssemblyBuiltinExpr() local
18674 unsigned IntNo; in EmitWebAssemblyBuiltinExpr() local
18694 unsigned IntNo; in EmitWebAssemblyBuiltinExpr() local
18733 unsigned IntNo; in EmitWebAssemblyBuiltinExpr() local
18772 unsigned IntNo; in EmitWebAssemblyBuiltinExpr() local
[all …]
/llvm-project-15.0.7/clang/utils/TableGen/
H A DMveEmitter.cpp736 std::string IntNo = ParamAlloc.allocParam( in genCode() local
738 OS << "Builder.CreateCall(CGM.getIntrinsic(" << IntNo; in genCode()
/llvm-project-15.0.7/llvm/lib/Target/VE/
H A DVEISelLowering.cpp1756 unsigned IntNo = cast<ConstantSDNode>(Op.getOperand(0))->getZExtValue(); in lowerINTRINSIC_WO_CHAIN() local
1757 switch (IntNo) { in lowerINTRINSIC_WO_CHAIN()
/llvm-project-15.0.7/llvm/lib/Target/Sparc/
H A DSparcISelLowering.cpp3111 unsigned IntNo = cast<ConstantSDNode>(Op.getOperand(0))->getZExtValue(); in LowerINTRINSIC_WO_CHAIN() local
3113 switch (IntNo) { in LowerINTRINSIC_WO_CHAIN()