| /freebsd-12.1/contrib/llvm/include/llvm/CodeGen/ |
| H A D | TargetCallingConv.h | 29 unsigned IsZExt : 1; ///< Zero extended
54 : IsZExt(0), IsSExt(0), IsInReg(0), IsSRet(0), IsByVal(0), IsNest(0), in ArgFlagsTy()
63 bool isZExt() const { return IsZExt; } in isZExt()
64 void setZExt() { IsZExt = 1; } in setZExt()
|
| H A D | MachineFrameInfo.h | 501 void setObjectZExt(int ObjectIdx, bool IsZExt) { in setObjectZExt() argument
504 Objects[ObjectIdx+NumFixedObjects].isZExt = IsZExt; in setObjectZExt()
|
| H A D | TargetLowering.h | 182 bool IsZExt : 1; variable
194 : IsSExt(false), IsZExt(false), IsInReg(false), IsSRet(false), in ArgListEntry()
|
| /freebsd-12.1/contrib/llvm/lib/Target/AArch64/ |
| H A D | AArch64FastISel.cpp | 323 if ((IsZExt && Arg->hasZExtAttr()) || (!IsZExt && Arg->hasSExtAttr())) in isIntExtFree()
3963 if (IsZExt) { in emiti1Ext()
4225 if (!IsZExt) { in emitLSR_ri()
4232 IsZExt = true; in emitLSR_ri()
4498 if (!(IsZExt && isZExtLoad(LoadMI)) && !(!IsZExt && isSExtLoad(LoadMI))) in optimizeIntExtLoad()
4507 if (IsZExt) { in optimizeIntExtLoad()
4550 if ((IsZExt && Arg->hasZExtAttr()) || (!IsZExt && Arg->hasSExtAttr())) { in selectIntExt()
4646 bool IsZExt = true; in selectMul() local
4652 IsZExt = true; in selectMul()
4719 IsZExt = true; in selectShift()
[all …]
|
| H A D | AArch64ISelLowering.cpp | 2472 Entry.IsZExt = false; in LowerFSINCOS()
|
| /freebsd-12.1/contrib/llvm/lib/Target/PowerPC/ |
| H A D | PPCFastISel.cpp | 166 unsigned DestReg, bool IsZExt);
859 if ((IsZExt && isUInt<16>(Imm)) || (!IsZExt && isInt<16>(Imm))) in PPCEmitCmp()
931 CmpOpc = IsZExt ? PPC::CMPLW : PPC::CMPW; in PPCEmitCmp()
933 CmpOpc = IsZExt ? PPC::CMPLWI : PPC::CMPWI; in PPCEmitCmp()
937 CmpOpc = IsZExt ? PPC::CMPLD : PPC::CMPD; in PPCEmitCmp()
939 CmpOpc = IsZExt ? PPC::CMPLDI : PPC::CMPDI; in PPCEmitCmp()
1820 if (!IsZExt) { in PPCEmitIntExt()
1915 bool IsZExt = isa<ZExtInst>(I); in SelectIntExt() local
2308 bool IsZExt = false; in tryToFoldLoadIntoMI() local
2315 IsZExt = true; in tryToFoldLoadIntoMI()
[all …]
|
| /freebsd-12.1/contrib/llvm/lib/Target/Mips/ |
| H A D | MipsFastISel.cpp | 191 bool IsZExt);
1755 bool IsZExt = Outs[0].Flags.isZExt(); in selectRet() local
1756 SrcReg = emitIntExt(RVVT, SrcReg, DestVT, IsZExt); in selectRet()
1893 unsigned DestReg, bool IsZExt) { in emitIntExt() argument
1901 if (IsZExt) in emitIntExt()
1980 bool IsZExt = Opcode == Instruction::LShr; in selectShift() local
1981 if (!emitIntExt(Op0MVT, Op0Reg, MVT::i32, TempReg, IsZExt)) in selectShift()
|
| /freebsd-12.1/contrib/llvm/lib/Analysis/ |
| H A D | BasicAliasAnalysis.cpp | 1450 bool IsZExt = DecompGEP1.VarIndices[i].ZExtBits > 0 || isa<ZExtInst>(V); in aliasGEP() local
1451 SignKnownZero |= IsZExt; in aliasGEP()
1452 SignKnownOne &= !IsZExt; in aliasGEP()
|
| /freebsd-12.1/contrib/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | LegalizeDAG.cpp | 2004 Entry.IsZExt = !TLI.shouldSignExtendTypeInLibCall(ArgVT, isSigned); in ExpandLibCall()
2065 Entry.IsZExt = !isSigned; in ExpandLibCall()
2103 Entry.IsZExt = !isSigned; in ExpandChainLibCall()
2196 Entry.IsZExt = !isSigned; in ExpandDivRemLibCall()
2205 Entry.IsZExt = !isSigned; in ExpandDivRemLibCall()
2290 Entry.IsZExt = false; in ExpandSinCosLibCall()
2298 Entry.IsZExt = false; in ExpandSinCosLibCall()
2306 Entry.IsZExt = false; in ExpandSinCosLibCall()
|
| H A D | LegalizeTypes.cpp | 1042 Entry.IsZExt = !isSigned; in ExpandChainLibCall()
|
| H A D | FastISel.cpp | 1182 if (Arg.IsZExt) in lowerCallTo()
|
| H A D | SelectionDAGBuilder.cpp | 8477 Entry.IsZExt = false; in LowerCallTo()
8555 if (Args[i].IsZExt) in LowerCallTo()
8617 else if (Args[i].IsZExt) in LowerCallTo()
8638 CLI.RetZExt == Args[i].IsZExt)) in LowerCallTo()
|
| H A D | LegalizeIntegerTypes.cpp | 3023 Entry.IsZExt = false; in ExpandIntRes_XMULO()
3031 Entry.IsZExt = false; in ExpandIntRes_XMULO()
|
| H A D | TargetLowering.cpp | 106 IsZExt = CS->paramHasAttr(ArgIdx, Attribute::ZExt); in setAttributes()
133 Entry.IsZExt = !shouldSignExtendTypeInLibCall(Op.getValueType(), isSigned); in makeLibCall()
|
| /freebsd-12.1/contrib/llvm/lib/Target/AVR/ |
| H A D | AVRISelLowering.cpp | 377 Entry.IsZExt = !IsSigned; in LowerDivRem()
|
| /freebsd-12.1/contrib/llvm/lib/Target/ARM/ |
| H A D | ARMISelLowering.cpp | 7697 Entry.IsZExt = false; in LowerFSINCOS()
7707 Entry.IsZExt = false; in LowerFSINCOS()
7966 Entry.IsZExt = true; in LowerFPOWI()
7971 Entry.IsZExt = true; in LowerFPOWI()
14101 Entry.IsZExt = !isSigned; in getDivRemArgList()
|
| /freebsd-12.1/contrib/llvm/lib/Target/X86/ |
| H A D | X86ISelLowering.cpp | 24048 Entry.IsZExt = false; in LowerWin64_i128OP()
25817 Entry.IsZExt = false; in LowerFSINCOS()
|