| /llvm-project-15.0.7/clang/include/clang/Analysis/Analyses/ |
| H A D | ThreadSafetyLogical.h | 27 Not enumerator
86 Not(LExpr *Exp) : LExpr(LExpr::Not), Exp(Exp) {} in Not() function
|
| /llvm-project-15.0.7/llvm/lib/Target/WebAssembly/ |
| H A D | WebAssemblyFastISel.cpp | 424 bool &Not) { in getRegForI1Value()
912 bool Not; in selectSelect() local
1100 bool Not = false; in selectFCmp() local
1313 bool Not; in selectBr() local
|
| /llvm-project-15.0.7/mlir/lib/TableGen/ |
| H A D | Predicate.cpp | 95 Not, enumerator
|
| /llvm-project-15.0.7/llvm/utils/TableGen/ |
| H A D | CompressInstEmitter.cpp | 693 StringRef Not = Op.first ? "!" : ""; in emitCompressInstEmitter() local
704 StringRef Not = Op.first ? "!" : ""; in emitCompressInstEmitter() local
|
| /llvm-project-15.0.7/llvm/lib/Transforms/Scalar/ |
| H A D | ConstraintElimination.cpp | 438 bool Not; member
|
| /llvm-project-15.0.7/flang/lib/Evaluate/ |
| H A D | formatting.cpp | 159 Not, // which binds *less* tightly in Fortran than relations enumerator
|
| /llvm-project-15.0.7/llvm/lib/Transforms/InstCombine/ |
| H A D | InstCombineAddSub.cpp | 2134 Value *Not = Builder.CreateNot(Op1); in visitSub() local
2140 Value *Not = Builder.CreateNot(Op0); in visitSub() local
|
| H A D | InstCombineAndOrXor.cpp | 2907 Value *Not = Builder.CreateNot(B, B->getName() + ".not"); in visitOr() local
2911 Value *Not = Builder.CreateNot(A, A->getName() + ".not"); in visitOr() local
2925 Value *Not = Builder.CreateNot(NotOp, NotOp->getName() + ".not"); in visitOr() local
|
| /llvm-project-15.0.7/llvm/include/llvm/MC/ |
| H A D | MCExpr.h | 430 Not, ///< Bitwise negation. enumerator
|
| /llvm-project-15.0.7/llvm/lib/Transforms/Vectorize/ |
| H A D | VPlan.cpp | 581 VPInstruction *Not = dyn_cast<VPInstruction>(Term->getOperand(0)); in canSimplifyBranchOnCond() local
|
| H A D | VPlan.h | 780 Not, enumerator
|
| /llvm-project-15.0.7/llvm/unittests/IR/ |
| H A D | PatternMatch.cpp | 1745 Value *Not = IRB.CreateXor(VectorZero, VectorOnes); in TEST_F() local
|
| /llvm-project-15.0.7/llvm/lib/Target/Mips/ |
| H A D | MipsISelLowering.cpp | 2592 SDValue Not = DAG.getNode(ISD::XOR, DL, MVT::i32, Shamt, in lowerShiftLeftParts() local
2630 SDValue Not = DAG.getNode(ISD::XOR, DL, MVT::i32, Shamt, in lowerShiftRightParts() local
|
| /llvm-project-15.0.7/llvm/lib/Target/AMDGPU/ |
| H A D | SIInstrInfo.cpp | 6635 MachineInstr *Not = in lowerScalarXnor() local
6667 MachineInstr &Not = *BuildMI(MBB, MII, DL, get(AMDGPU::S_NOT_B32), NewDest) in splitScalarNotBinop() local
6692 MachineInstr &Not = *BuildMI(MBB, MII, DL, get(AMDGPU::S_NOT_B32), Interm) in splitScalarBinOpN2() local
|
| H A D | AMDGPUISelLowering.cpp | 2098 SDValue Not = DAG.getNOT(SL, Shr, MVT::i64); in LowerFTRUNC() local
|
| H A D | AMDGPULegalizerInfo.cpp | 2170 auto Not = B.buildNot(S64, Shr); in legalizeIntrinsicTrunc() local
|
| /llvm-project-15.0.7/llvm/lib/Target/AArch64/ |
| H A D | AArch64ISelDAGToDAG.cpp | 2959 MachineSDNode *Not = in tryShiftAmountMod() local
|
| /llvm-project-15.0.7/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | DAGCombiner.cpp | 2379 SDValue Not = ShiftOp.getOperand(0); in foldAddSubOfSignBit() local
2476 SDValue Not = DAG.getNOT(DL, X, X.getValueType()); in visitADDLike() local
2621 SDValue Not = DAG.getNode(ISD::XOR, DL, VT, N0.getOperand(0), in visitADDLike() local
2827 SDValue Not = DAG.getNode(ISD::XOR, DL, VT, N0.getOperand(0), in visitADDLikeCommutative() local
10331 SDValue Not = DAG.getNOT(DL, Sra, VT); in foldVSelectToSignBitSplatMask() local
|
| H A D | TargetLowering.cpp | 1584 SDValue Not = TLO.DAG.getNOT(dl, Op0.getOperand(0), VT); in SimplifyDemandedBits() local
8930 SDValue Not = DAG.getNOT(dl, OverflowMask, VT); in expandAddSubSat() local
|
| H A D | SelectionDAG.cpp | 4782 if (SDValue NotOperand = in haveNoCommonBitsSetCommutative()
|
| /llvm-project-15.0.7/llvm/lib/CodeGen/GlobalISel/ |
| H A D | CombinerHelper.cpp | 3055 auto Not = Builder.buildNot(MRI.getType(X), X); in applyXorOfAndWithSameReg() local
|
| H A D | LegalizerHelper.cpp | 6983 Register Not = IsAdd ? MIRBuilder.buildNot(Ty, LHS).getReg(0) : LHS; in lowerAddSubSatToMinMax() local
|
| /llvm-project-15.0.7/compiler-rt/lib/msan/tests/ |
| H A D | msan_test.cpp | 425 TEST(MemorySanitizer, Not) { in TEST() argument
|
| /llvm-project-15.0.7/llvm/lib/Target/X86/ |
| H A D | X86ISelLowering.cpp | 6985 if (SDValue Not = IsNOT(V.getOperand(0), DAG)) { in IsNOT() local
47338 if (SDValue Not = IsNOT(V, DAG)) in combineAndNotIntoANDNP() local
47346 if (SDValue Not = IsNOT(Src, DAG)) in combineAndNotIntoANDNP() local
47353 if (SDValue Not = GetNot(N0)) { in combineAndNotIntoANDNP() local
47356 } else if (SDValue Not = GetNot(N1)) { in combineAndNotIntoANDNP() local
51271 if (SDValue Not = IsNOT(N0, DAG)) in combineAndnp() local
|