| /llvm-project-15.0.7/llvm/unittests/CodeGen/GlobalISel/ |
| H A D | KnownBitsTest.cpp | 1143 Copy = MRI->getVRegDef(CopyRegAny); in TEST_F() 1150 Copy = MRI->getVRegDef(CopyRegZ); in TEST_F() 1157 Copy = MRI->getVRegDef(CopyRegS); in TEST_F() 1643 Copy = MRI->getVRegDef(CopyAssert8); in TEST_F() 1651 Copy = MRI->getVRegDef(CopyAssert1); in TEST_F() 1659 Copy = MRI->getVRegDef(CopyAssert63); in TEST_F() 1667 Copy = MRI->getVRegDef(CopyAssert3); in TEST_F() 1704 Copy = MRI->getVRegDef(UnknownCopy); in TEST_F() 1711 Copy = MRI->getVRegDef(ThirtytwoCopy); in TEST_F() 1718 Copy = MRI->getVRegDef(FourCopy); in TEST_F() [all …]
|
| H A D | KnownBitsVectorTest.cpp | 34 MachineInstr *FinalCopy = MRI->getVRegDef(CopyReg); in TEST_F() 1000 MachineInstr *And = MRI->getVRegDef(SrcReg); in TEST_F() 1053 Copy = MRI->getVRegDef(CopyRegAny); in TEST_F() 1060 Copy = MRI->getVRegDef(CopyRegZ); in TEST_F() 1067 Copy = MRI->getVRegDef(CopyRegS); in TEST_F() 1121 auto *Copy = MRI->getVRegDef(CopyReg); in TEST_F() 1189 auto *Copy = MRI->getVRegDef(CopyReg); in TEST_F() 1499 Copy = MRI->getVRegDef(CopyAssert8); in TEST_F() 1507 Copy = MRI->getVRegDef(CopyAssert1); in TEST_F() 1515 Copy = MRI->getVRegDef(CopyAssert63); in TEST_F() [all …]
|
| /llvm-project-15.0.7/llvm/lib/Target/BPF/ |
| H A D | BPFMIPeephole.cpp | 108 MachineInstr *DefInsn = MRI->getVRegDef(Reg); in isCopyFrom32Def() 123 MachineInstr *PhiDef = MRI->getVRegDef(opnd.getReg()); in isPhiFrom32Def() 160 MachineInstr *DefInsn = MRI->getVRegDef(MovMI->getOperand(1).getReg()); in isMovFrom32Def() 195 MachineInstr *SllMI = MRI->getVRegDef(ShfReg); in eliminateZExtSeq() 209 MachineInstr *MovMI = MRI->getVRegDef(SllMI->getOperand(1).getReg()); in eliminateZExtSeq() 480 MI2 = MRI->getVRegDef(SrcReg); in eliminateTruncSeq() 490 DefMI = MRI->getVRegDef(SrcReg); in eliminateTruncSeq() 497 DefMI = MRI->getVRegDef(SrcReg); in eliminateTruncSeq() 523 MachineInstr *PhiDef = MRI->getVRegDef(opnd.getReg()); in eliminateTruncSeq()
|
| /llvm-project-15.0.7/llvm/lib/Target/Hexagon/ |
| H A D | HexagonHardwareLoops.cpp | 466 MachineInstr *PredI = MRI->getVRegDef(PredR); in findInductionRegister() 502 IVOp = MRI->getVRegDef(F->first); in findInductionRegister() 605 MachineInstr *IV_Phi = MRI->getVRegDef(IVReg); in getLoopTripCount() 651 MachineInstr *CondI = MRI->getVRegDef(PredReg); in getLoopTripCount() 705 OldInsts.push_back(MRI->getVRegDef(R)); in getLoopTripCount() 715 OldInsts.push_back(MRI->getVRegDef(R)); in getLoopTripCount() 1431 MachineInstr *Def = MRI->getVRegDef(Reg); in loopCountMayWrapOrUnderFlow() 1508 MachineInstr *DI = MRI->getVRegDef(R); in checkForImmediate() 1580 MachineInstr *DI = MRI->getVRegDef(R); in setImmediate() 1690 MachineInstr *PredDef = MRI->getVRegDef(P); in fixupInductionVariable() [all …]
|
| H A D | HexagonVExtract.cpp | 78 MachineInstr *DI = MRI.getVRegDef(ExtIdxR); in genElemLoad() 149 MachineInstr *DefI = MRI.getVRegDef(VecR); in runOnMachineFunction() 183 MachineInstr *AlignaI = MRI.getVRegDef(AR); in runOnMachineFunction()
|
| /llvm-project-15.0.7/llvm/lib/Target/PowerPC/ |
| H A D | PPCMIPeephole.cpp | 170 return MRI->getVRegDef(Reg); in getVRegDefOrNull() 296 MachineInstr *Instr = MRI->getVRegDef(RegOp); in collectUnprimedAccPHIs() 340 MachineInstr *PHIInput = MRI->getVRegDef(RegOp); in convertUnprimedAccPHIs() 465 MachineInstr *RootPHI = MRI->getVRegDef(Src); in simplifyCode() 651 MachineInstr *DefMI = MRI->getVRegDef(TrueReg); in simplifyCode() 891 MachineInstr *SrcMI = MRI->getVRegDef(SrcReg); in simplifyCode() 905 SrcMI = MRI->getVRegDef(CopyReg); in simplifyCode() 1184 MachineInstr *Inst = MRI->getVRegDef(SrcReg); in getSrcVReg() 1218 MachineInstr *CMPI = MRI->getVRegDef(CndReg); in eligibleForCompareElimination() 1602 MachineInstr *SrcMI = MRI->getVRegDef(SrcReg); in emitRLDICWhenLoweringJumpTables() [all …]
|
| /llvm-project-15.0.7/llvm/lib/Target/ARM/ |
| H A D | MLxExpansionPass.cpp | 94 MachineInstr *DefMI = MRI->getVRegDef(Reg); in getAccDefMI() 101 DefMI = MRI->getVRegDef(Reg); in getAccDefMI() 107 DefMI = MRI->getVRegDef(Reg); in getAccDefMI() 146 MachineInstr *DefMI = MRI->getVRegDef(Reg); in hasLoopHazard() 157 DefMI = MRI->getVRegDef(SrcReg); in hasLoopHazard() 165 DefMI = MRI->getVRegDef(Reg); in hasLoopHazard() 171 DefMI = MRI->getVRegDef(Reg); in hasLoopHazard()
|
| H A D | A15SDOptimizer.cpp | 157 MachineInstr *MI = MRI->getVRegDef(SReg); in getPrefSPRLane() 250 MachineInstr *DPRMI = MRI->getVRegDef(MI->getOperand(1).getReg()); in optimizeSDPattern() 251 MachineInstr *SPRMI = MRI->getVRegDef(MI->getOperand(2).getReg()); in optimizeSDPattern() 302 MachineInstr *Def = MRI->getVRegDef(OpReg); in optimizeSDPattern() 345 MachineInstr *Def = MRI->getVRegDef(MI->getOperand(1).getReg()); in elideCopies() 372 MachineInstr *NewMI = MRI->getVRegDef(Reg); in elideCopiesAndPHIs() 380 MachineInstr *NewMI = MRI->getVRegDef(MI->getOperand(1).getReg()); in elideCopiesAndPHIs() 602 MachineInstr *Def = MRI->getVRegDef(I); in runOnInstruction()
|
| H A D | MVETPAndVPTOptimisationsPass.cpp | 104 MI = MRI->getVRegDef(MI->getOperand(1).getReg()); in INITIALIZE_PASS_DEPENDENCY() 153 LookThroughCOPY(MRI->getVRegDef(LoopEnd->getOperand(0).getReg()), MRI); in findLoopComponents() 162 LookThroughCOPY(MRI->getVRegDef(LoopDec->getOperand(1).getReg()), MRI); in findLoopComponents() 175 LoopStart = LookThroughCOPY(MRI->getVRegDef(StartReg), MRI); in findLoopComponents() 493 MachineInstr *Phi = LookThroughCOPY(MRI->getVRegDef(CountReg), MRI); in ConvertTailPredLoop() 936 MachineInstr *Copy = MRI->getVRegDef(VPR); in ReplaceConstByVPNOTs() 947 MachineInstr *Def = MRI->getVRegDef(GPR); in ReplaceConstByVPNOTs() 965 DeadInstructions.insert(MRI->getVRegDef(GPR)); in ReplaceConstByVPNOTs() 982 DeadInstructions.insert(MRI->getVRegDef(GPR)); in ReplaceConstByVPNOTs()
|
| /llvm-project-15.0.7/llvm/lib/CodeGen/GlobalISel/ |
| H A D | InstructionSelector.cpp | 43 MachineInstr *RootI = MRI.getVRegDef(Root.getReg()); in isBaseWithConstantOffset() 48 MachineInstr *RHSI = MRI.getVRegDef(RHS.getReg()); in isBaseWithConstantOffset()
|
| H A D | Utils.cpp | 93 MachineInstr *RegDef = MRI.getVRegDef(Reg); in constrainOperandRegClass() 317 while ((MI = MRI.getVRegDef(VReg)) && !IsConstantOpcode(MI) && in getConstantVRegValWithLookThrough() 433 MachineInstr *MI = MRI.getVRegDef(VReg); in getConstantFPVRegVal() 442 auto *DefMI = MRI.getVRegDef(Reg); in getDefSrcRegIgnoringCopies() 452 DefMI = MRI.getVRegDef(SrcReg); in getDefSrcRegIgnoringCopies() 635 const MachineInstr *DefMI = MRI.getVRegDef(Val); in isKnownNeverNaN() 721 MachineInstr *Def = MRI.getVRegDef(LiveIn); in getFunctionLiveInPhysReg() 1039 if (AllowUndef && isa<GImplicitDef>(MRI.getVRegDef(Element))) in getAnyConstantSplat() 1187 const MachineInstr *ElementDef = MRI.getVRegDef(MI.getOperand(I).getReg()); in isConstantOrConstantVector() 1310 DeadInstChain.insert(MRI.getVRegDef(Op.getReg())); in saveUsesAndErase()
|
| H A D | CombinerHelper.cpp | 239 MachineInstr *Def = MRI.getVRegDef(Reg); in matchCombineConcatVectors() 1348 MachineInstr *Add2Def = MRI.getVRegDef(Add2); in matchPtrAddImmedChain() 2141 MachineInstr *SrcMI = MRI.getVRegDef(SrcReg); in matchCombineExtOfExt() 2232 MachineInstr *SrcMI = MRI.getVRegDef(SrcReg); in matchCombineTruncOfExt() 2293 MachineInstr *SrcMI = MRI.getVRegDef(SrcReg); in applyCombineTruncOfShl() 2450 auto *MI = MRI.getVRegDef(MOP.getReg()); in matchConstantOp() 2935 MachineInstr *Def = MRI.getVRegDef(Reg); in matchNotCmp() 2989 MachineInstr *Def = MRI.getVRegDef(Reg); in applyNotCmp() 3111 MachineInstr *Select = MRI.getVRegDef(LHS); in matchFoldBinOpIntoSelect() 3119 Select = MRI.getVRegDef(RHS); in matchFoldBinOpIntoSelect() [all …]
|
| /llvm-project-15.0.7/llvm/lib/Target/SPIRV/ |
| H A D | SPIRVPreLegalizer.cpp | 65 auto *BuildVec = MRI.getVRegDef(MI.getOperand(2).getReg()); in addConstantsToTrack() 78 MachineInstr *SrcMI = MRI.getVRegDef(MI.getOperand(2).getReg()); in addConstantsToTrack() 107 MachineInstr *ConstMI = MRI.getVRegDef(MOp.getReg()); in foldConstantsIntoIntrinsics() 173 MachineInstr *Def = Op.isReg() ? MRI.getVRegDef(Op.getReg()) : nullptr; in propagateSPIRVType() 198 MachineInstr *Def = MRI.getVRegDef(Reg); in insertAssignInstr() 237 MachineInstr *Def = MRI.getVRegDef(Reg); in generateAssignInstrs() 266 MachineInstr *ElemMI = MRI.getVRegDef(MI.getOperand(1).getReg()); in generateAssignInstrs() 367 if (!isTypeFoldingSupported(MRI.getVRegDef(SrcReg)->getOpcode())) in processInstrsWithTypeFolding()
|
| H A D | SPIRVUtils.cpp | 213 MachineInstr *ConstInstr = MRI->getVRegDef(ConstReg); in getDefInstrMaybeConstant() 217 ConstInstr = MRI->getVRegDef(ConstReg); in getDefInstrMaybeConstant() 220 ConstInstr = MRI->getVRegDef(ConstReg); in getDefInstrMaybeConstant()
|
| /llvm-project-15.0.7/llvm/lib/Target/AArch64/GISel/ |
| H A D | AArch64PostLegalizerCombiner.cpp | 79 MachineInstr *Other = MRI.getVRegDef(Src1Op1); in matchExtractVecEltPairwiseAdd() 82 Other = MRI.getVRegDef(Src1Op2); in matchExtractVecEltPairwiseAdd() 87 Other == MRI.getVRegDef(Shuffle->getOperand(1).getReg())) { in matchExtractVecEltPairwiseAdd() 115 unsigned Opc = MRI.getVRegDef(R)->getOpcode(); in isSignExtended() 121 return MRI.getVRegDef(R)->getOpcode() == TargetOpcode::G_ZEXT; in isZeroExtended() 308 *MRI.getVRegDef(Store.getValueReg()), MRI); in matchSplitStoreZero128()
|
| /llvm-project-15.0.7/llvm/include/llvm/CodeGen/GlobalISel/ |
| H A D | LegalizationArtifactCombiner.h | 76 markInstAndDefDead(MI, *MRI.getVRegDef(SrcReg), DeadInsts); in tryCombineAnyExt() 94 auto *SrcMI = MRI.getVRegDef(SrcReg); in tryCombineAnyExt() 140 markInstAndDefDead(MI, *MRI.getVRegDef(SrcReg), DeadInsts); in tryCombineZExt() 152 markDefDead(MI, *MRI.getVRegDef(SrcReg), DeadInsts); in tryCombineZExt() 157 auto *SrcMI = MRI.getVRegDef(SrcReg); in tryCombineZExt() 194 markInstAndDefDead(MI, *MRI.getVRegDef(SrcReg), DeadInsts); in tryCombineSExt() 208 markInstAndDefDead(MI, *MRI.getVRegDef(SrcReg), DeadInsts); in tryCombineSExt() 213 auto *SrcMI = MRI.getVRegDef(SrcReg); in tryCombineSExt() 241 auto *SrcMI = MRI.getVRegDef(SrcReg); in tryCombineTrunc() 1033 MachineInstr *MergeI = MRI.getVRegDef(SrcReg); in tryCombineExtract() [all …]
|
| /llvm-project-15.0.7/llvm/lib/CodeGen/ |
| H A D | ModuloSchedule.cpp | 450 InstOp1 = MRI.getVRegDef(PhiOp1); in generateExistingPhis() 468 MachineInstr *PhiInst = MRI.getVRegDef(LoopVal); in generateExistingPhis() 782 MachineInstr *MI = MRI.getVRegDef(LCDef); in splitLifetimes() 912 MachineInstr *BaseDef = MRI.getVRegDef(BaseReg); in computeDelta() 915 BaseDef = MRI.getVRegDef(BaseReg); in computeDelta() 1025 MachineInstr *Def = MRI.getVRegDef(reg); in updateInstruction() 1046 MachineInstr *Def = MRI.getVRegDef(Reg); in findDefInLoop() 1065 MachineInstr *LoopInst = MRI.getVRegDef(LoopVal); in getPrevMapVal() 1190 MachineInstr *Use = MRI.getVRegDef(LoopVal); in isLoopCarried() 1471 MachineInstr *MI = MRI.getVRegDef(R); in phi() [all …]
|
| H A D | MachineCycleAnalysis.cpp | 137 assert(MRI->getVRegDef(Reg) && "Machine instr not mapped for this vreg?!"); in isCycleInvariant() 141 if (Cycle->contains(MRI->getVRegDef(Reg)->getParent())) in isCycleInvariant()
|
| H A D | OptimizePHIs.cpp | 115 MachineInstr *SrcMI = MRI->getVRegDef(SrcReg); in IsSingleValuePHICycle() 122 SrcMI = MRI->getVRegDef(SrcReg); in IsSingleValuePHICycle()
|
| H A D | MachineLoopInfo.cpp | 197 assert(MRI->getVRegDef(Reg) && in isLoopInvariant() 202 if (contains(MRI->getVRegDef(Reg))) in isLoopInvariant()
|
| H A D | MIRVRegNamerUtils.cpp | 80 return MRI.getVRegDef(MO.getReg())->getOpcode(); in getInstructionOpcodeHash() 140 std::string Name = getInstructionOpcodeHash(*MRI.getVRegDef(VReg)); in createVirtualRegister()
|
| /llvm-project-15.0.7/llvm/lib/Target/X86/ |
| H A D | X86FastPreTileConfig.cpp | 292 MachineInstr *MI = MRI->getVRegDef(TileReg); in getShape() 350 MachineInstr *TileDefMI = MRI->getVRegDef(InTileReg); in convertPHI() 376 MachineInstr *TileLoad = MRI->getVRegDef(InTileReg); in convertPHI() 463 DefMI = MRI->getVRegDef(InTileReg); in canonicalizePHIs() 604 MachineInstr *RowMI = MRI->getVRegDef(RowMO->getReg()); in configBasicBlock() 605 MachineInstr *ColMI = MRI->getVRegDef(ColMO->getReg()); in configBasicBlock()
|
| /llvm-project-15.0.7/llvm/lib/Target/RISCV/ |
| H A D | RISCVSExtWRemoval.cpp | 325 MachineInstr *SrcMI = MRI.getVRegDef(SrcReg); in isSignExtendedW() 351 MachineInstr *SrcMI = MRI.getVRegDef(SrcReg); in isSignExtendedW() 389 MachineInstr *SrcMI = MRI.getVRegDef(SrcReg); in isSignExtendedW() 462 MachineInstr &SrcMI = *MRI.getVRegDef(SrcReg); in runOnMachineFunction()
|
| /llvm-project-15.0.7/llvm/lib/Target/WebAssembly/ |
| H A D | WebAssemblyFixBrTableDefaults.cpp | 61 auto ExtMI = MF.getRegInfo().getVRegDef(MI.getOperand(0).getReg()); in fixBrTableIndex() 127 auto *RangeCheck = MRI.getVRegDef(Cond[1].getReg()); in fixBrTableDefault()
|
| /llvm-project-15.0.7/llvm/test/TableGen/GICombinerEmitter/ |
| H A D | match-tree.td | 88 // CHECK-DAG: Node[[N1:(0x)?[0-9a-fA-F]+]] [shape=record,label="{MI[1] = getVRegDef(MI[0].getOper… 93 // CHECK-DAG: Node[[N6:(0x)?[0-9a-fA-F]+]] [shape=record,label="{MI[1] = getVRegDef(MI[0].getOper… 98 // CHECK-DAG: Node[[N11:(0x)?[0-9a-fA-F]+]] [shape=record,label="{MI[1] = getVRegDef(MI[0].getOpe… 103 // CHECK-DAG: Node[[N16:(0x)?[0-9a-fA-F]+]] [shape=record,label="{MI[1] = getVRegDef(MI[0].getOpe…
|