Home
last modified time | relevance | path

Searched refs:isIdenticalTo (Results 1 – 25 of 59) sorted by relevance

123

/llvm-project-15.0.7/llvm/unittests/CodeGen/
H A DMachineInstrTest.cpp74 ASSERT_FALSE(MI1->isIdenticalTo(*MI2, MachineInstr::CheckDefs)); in TEST()
75 ASSERT_FALSE(MI2->isIdenticalTo(*MI1, MachineInstr::CheckDefs)); in TEST()
77 ASSERT_TRUE(MI1->isIdenticalTo(*MI2, MachineInstr::IgnoreVRegDefs)); in TEST()
78 ASSERT_TRUE(MI2->isIdenticalTo(*MI1, MachineInstr::IgnoreVRegDefs)); in TEST()
93 ASSERT_FALSE(MI3->isIdenticalTo(*MI4, MachineInstr::CheckDefs)); in TEST()
94 ASSERT_FALSE(MI4->isIdenticalTo(*MI3, MachineInstr::CheckDefs)); in TEST()
96 ASSERT_FALSE(MI3->isIdenticalTo(*MI4, MachineInstr::IgnoreVRegDefs)); in TEST()
97 ASSERT_FALSE(MI4->isIdenticalTo(*MI3, MachineInstr::IgnoreVRegDefs)); in TEST()
H A DMachineOperandTest.cpp410 ASSERT_TRUE(MO1.isIdenticalTo(MO2)); in TEST()
/llvm-project-15.0.7/llvm/lib/Target/AArch64/
H A DAArch64MachineScheduler.cpp42 if (!Base0.isIdenticalTo(Base1)) in mayOverlapWrite()
/llvm-project-15.0.7/llvm/lib/Target/AMDGPU/
H A DGCNDPPCombine.cpp655 if ((Use == Src0 && ((Src1 && Src1->isIdenticalTo(*Src0)) || in combineDPPMov()
656 (Src2 && Src2->isIdenticalTo(*Src0)))) || in combineDPPMov()
657 (Use == Src1 && (Src1->isIdenticalTo(*Src0) || in combineDPPMov()
658 (Src2 && Src2->isIdenticalTo(*Src1))))) { in combineDPPMov()
H A DSIPreEmitPeephole.cpp208 Found = Term.isIdenticalTo(MI); in optimizeVccBranch()
254 if (!MI.isIdenticalTo(First)) in optimizeSetGPR()
H A DGCNVOPDUtils.cpp48 if (Literal->isIdenticalTo(Op)) in checkVOPDRegConstraints()
H A DSILowerControlFlow.cpp598 if (Ops[0].isIdenticalTo(Ops[1])) UniqueOpndIdx = 2; in combineMasks()
599 else if (Ops[0].isIdenticalTo(Ops[2])) UniqueOpndIdx = 1; in combineMasks()
600 else if (Ops[1].isIdenticalTo(Ops[2])) UniqueOpndIdx = 1; in combineMasks()
H A DSIFoldOperands.cpp1166 if (!Src1->isIdenticalTo(*Src0)) { in tryFoldCndMask()
1169 if (!Src1Imm->isIdenticalTo(*Src0Imm)) in tryFoldCndMask()
1758 if (CurrentKnownM0Val && CurrentKnownM0Val->isIdenticalTo(NewM0Val)) { in runOnMachineFunction()
/llvm-project-15.0.7/llvm/lib/Target/ARM/
H A DMVETPAndVPTOptimisationsPass.cpp596 if (CondOP1.isIdenticalTo(PrevOP1) && CondOP2.isIdenticalTo(PrevOP2)) in IsVPNOTEquivalent()
602 return ExpectedCode == GetCondCode(Prev) && CondOP1.isIdenticalTo(PrevOP2) && in IsVPNOTEquivalent()
603 CondOP2.isIdenticalTo(PrevOP1); in IsVPNOTEquivalent()
/llvm-project-15.0.7/clang/lib/Lex/
H A DMacroInfo.cpp94 bool MacroInfo::isIdenticalTo(const MacroInfo &Other, Preprocessor &PP, in isIdenticalTo() function in MacroInfo
/llvm-project-15.0.7/llvm/lib/CodeGen/
H A DBranchFolding.cpp338 if (!MBBI1->isIdenticalTo(*MBBI2) || in ComputeCommonTailLength()
792 assert(MBBICommon->isIdenticalTo(*MBBI) && "Expected matching MIIs!"); in mergeOperations()
842 assert(MI.isIdenticalTo(*Pos) && "Expected matching MIIs!"); in mergeCommonTails()
1417 if (!MBBIter->isIdenticalTo(*PrevBBIter)) in OptimizeBlock()
1928 if (!TIB->isIdenticalTo(*FIB, MachineInstr::CheckKillDead)) in HoistCommonCodeInSuccs()
H A DMachineInstr.cpp565 bool MachineInstr::isIdenticalTo(const MachineInstr &Other, in isIdenticalTo() function in MachineInstr
585 if (!I1->isIdenticalTo(*I2, Check)) in isIdenticalTo()
599 if (!MO.isIdenticalTo(OMO)) in isIdenticalTo()
613 if (!MO.isIdenticalTo(OMO)) in isIdenticalTo()
616 if (!MO.isIdenticalTo(OMO)) in isIdenticalTo()
622 if (!MO.isIdenticalTo(OMO)) in isIdenticalTo()
H A DIfConversion.cpp747 if (!TIB->isIdenticalTo(*FIB)) in CountDuplicatedInstructions()
790 if (!RTIE->isIdenticalTo(*RFIE)) in CountDuplicatedInstructions()
854 assert(E1->isIdenticalTo(*E2) && in verifySameBranchInstructions()
H A DTypePromotion.cpp410 if (InstTo && User->isIdenticalTo(InstTo)) { in ReplaceAllUsersOfWith()
/llvm-project-15.0.7/llvm/include/llvm/CodeGen/
H A DMachineOperand.h729 bool isIdenticalTo(const MachineOperand &Other) const;
993 return LHS.isIdenticalTo(RHS);
H A DMachineInstr.h1156 bool isIdenticalTo(const MachineInstr &Other,
1890 return LHS->isIdenticalTo(*RHS, MachineInstr::IgnoreVRegDefs);
/llvm-project-15.0.7/llvm/lib/Transforms/Scalar/
H A DMergedLoadStoreMotion.cpp229 return A0 && A1 && A0->isIdenticalTo(A1) && A0->hasOneUse() && in canSinkStoresAndGEPs()
/llvm-project-15.0.7/llvm/lib/Transforms/Utils/
H A DFlattenCFG.cpp342 if (!iter1->isIdenticalTo(&*iter2)) in CompareIfRegionBlock()
/llvm-project-15.0.7/clang/include/clang/Lex/
H A DMacroInfo.h148 bool isIdenticalTo(const MacroInfo &Other, Preprocessor &PP,
/llvm-project-15.0.7/llvm/lib/Target/SPIRV/
H A DSPIRVModuleAnalysis.cpp205 AllOpsMatch = A.getOperand(i).isIdenticalTo(B->getOperand(i)); in findSameInstrInMS()
/llvm-project-15.0.7/llvm/include/llvm/IR/
H A DInstruction.h702 bool isIdenticalTo(const Instruction *I) const;
/llvm-project-15.0.7/llvm/lib/Target/PowerPC/
H A DPPCBranchCoalescing.cpp347 if (Op1.isIdenticalTo(Op2)) { in identicalOperands()
/llvm-project-15.0.7/llvm/lib/CodeGen/AsmPrinter/
H A DDbgEntityHistoryCalculator.cpp79 Entries.back().getInstr()->isIdenticalTo(MI)) { in startDbgValue()
/llvm-project-15.0.7/llvm/lib/Target/X86/
H A DX86OptimizeLEAs.cpp203 return MO1.isIdenticalTo(MO2) && in isIdenticalOp()
/llvm-project-15.0.7/llvm/lib/Target/Lanai/
H A DLanaiInstrInfo.cpp108 if (BaseOpA->isIdenticalTo(*BaseOpB)) { in areMemAccessesTriviallyDisjoint()

123