| /llvm-project-15.0.7/llvm/lib/Transforms/InstCombine/ |
| H A D | InstCombineCasts.cpp | 1009 if (In->getType() != Zext.getType()) in transformZExtICmp()
1012 return replaceInstUsesWith(Zext, In); in transformZExtICmp()
1035 Constant *Res = ConstantInt::get(Zext.getType(), isNE); in transformZExtICmp()
1036 return replaceInstUsesWith(Zext, Res); in transformZExtICmp()
1053 if (Zext.getType() == In->getType()) in transformZExtICmp()
1054 return replaceInstUsesWith(Zext, In); in transformZExtICmp()
1057 return replaceInstUsesWith(Zext, IntCast); in transformZExtICmp()
1074 return replaceInstUsesWith(Zext, And1); in transformZExtICmp()
1084 KnownBits KnownLHS = computeKnownBits(LHS, 0, &Zext); in transformZExtICmp()
1085 KnownBits KnownRHS = computeKnownBits(RHS, 0, &Zext); in transformZExtICmp()
[all …]
|
| H A D | InstCombinePHI.cpp | 798 if (auto *Zext = dyn_cast<ZExtInst>(V)) { in foldPHIArgZextsIntoPHI() local
799 NarrowType = Zext->getSrcTy(); in foldPHIArgZextsIntoPHI()
812 if (auto *Zext = dyn_cast<ZExtInst>(V)) { in foldPHIArgZextsIntoPHI() local
814 if (Zext->getSrcTy() != NarrowType || !Zext->hasOneUser()) in foldPHIArgZextsIntoPHI()
816 NewIncoming.push_back(Zext->getOperand(0)); in foldPHIArgZextsIntoPHI()
|
| H A D | InstCombineCalls.cpp | 541 auto *Zext = IC.Builder.CreateZExt(X, II.getType()); in foldCttzCtlz() local
543 IC.Builder.CreateBinaryIntrinsic(Intrinsic::cttz, Zext, Op1); in foldCttzCtlz()
2002 bool Zext = (IID == Intrinsic::arm_neon_vmullu || in visitCallInst() local
2007 CV0 = ConstantExpr::getIntegerCast(CV0, NewVT, /*isSigned=*/!Zext); in visitCallInst()
2008 CV1 = ConstantExpr::getIntegerCast(CV1, NewVT, /*isSigned=*/!Zext); in visitCallInst()
2023 /*isSigned=*/!Zext); in visitCallInst()
|
| H A D | InstCombineCompares.cpp | 5265 Value *Zext = Builder.CreateZExt(ShortAnd, BO->getType()); in processUMulZExtIdiom() local
5266 IC.replaceInstUsesWith(*BO, Zext); in processUMulZExtIdiom()
|
| /llvm-project-15.0.7/llvm/lib/Transforms/AggressiveInstCombine/ |
| H A D | AggressiveInstCombine.cpp | 297 Value *Zext = Builder.CreateZExt(Cmp, I.getType()); in foldAnyOrAllBitsSet() local
298 I.replaceAllUsesWith(Zext); in foldAnyOrAllBitsSet()
|
| /llvm-project-15.0.7/llvm/lib/Target/SPIRV/ |
| H A D | SPIRVCallLowering.cpp | 169 static_cast<unsigned>(SPIRV::FunctionParameterAttribute::Zext); in lowerFormalArguments()
|
| /llvm-project-15.0.7/llvm/lib/Target/SPIRV/MCTargetDesc/ |
| H A D | SPIRVBaseInfo.h | 445 Zext = 0, enumerator
|
| H A D | SPIRVBaseInfo.cpp | 602 CASE(FunctionParameterAttribute, Zext) in getFunctionParameterAttributeName()
|
| /llvm-project-15.0.7/llvm/lib/Transforms/Scalar/ |
| H A D | CorrelatedValuePropagation.cpp | 807 auto *Zext = B.CreateZExt(BO, Instr->getType(), Instr->getName() + ".zext"); in processUDivOrURem() local
812 Instr->replaceAllUsesWith(Zext); in processUDivOrURem()
|
| /llvm-project-15.0.7/llvm/docs/Frontend/ |
| H A D | PerformanceTips.rst | 90 Zext GEP indices to machine register width
|
| /llvm-project-15.0.7/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | DAGCombiner.cpp | 6237 SDValue Zext = DAG.getNode(ISD::ZERO_EXTEND, SDLoc(N), in visitAND() local
6241 CombineTo(N, Zext); in visitAND()
6246 CombineTo(N0.getNode(), Zext); in visitAND()
12124 return DAG.getNode(ISD::SUB, DL, VT, DAG.getConstant(0, DL, VT), Zext); in visitSIGN_EXTEND()
20411 SDValue Zext = BV->getOperand(ZextElt); in reduceBuildVecToShuffleWithZero() local
20412 if (Zext.getOpcode() != ISD::ZERO_EXTEND || !Zext.hasOneUse() || in reduceBuildVecToShuffleWithZero()
20413 Zext.getOperand(0).getOpcode() != ISD::EXTRACT_VECTOR_ELT || in reduceBuildVecToShuffleWithZero()
20414 !isa<ConstantSDNode>(Zext.getOperand(0).getOperand(1)) || in reduceBuildVecToShuffleWithZero()
20415 Zext.getValueSizeInBits() != VT.getScalarSizeInBits()) in reduceBuildVecToShuffleWithZero()
20420 SDValue Extract = Zext.getOperand(0); in reduceBuildVecToShuffleWithZero()
[all …]
|
| H A D | TargetLowering.cpp | 8805 SDValue Zext = Op.getOperand(0); in lowerCmpEqZeroToCtlzSrl() local
8808 Zext = DAG.getNode(ISD::ZERO_EXTEND, dl, VT, Op.getOperand(0)); in lowerCmpEqZeroToCtlzSrl()
8811 SDValue Clz = DAG.getNode(ISD::CTLZ, dl, VT, Zext); in lowerCmpEqZeroToCtlzSrl()
|
| /llvm-project-15.0.7/llvm/lib/Target/X86/ |
| H A D | X86ISelDAGToDAG.cpp | 2504 SDValue Zext = CurDAG->getNode(ISD::ZERO_EXTEND, DL, VT, Shl.getOperand(0)); in matchAddressRecursively() local
2505 SDValue NewShl = CurDAG->getNode(ISD::SHL, DL, VT, Zext, Shl.getOperand(1)); in matchAddressRecursively()
2509 AM.IndexReg = Zext; in matchAddressRecursively()
2511 insertDAGNode(*CurDAG, N, Zext); in matchAddressRecursively()
|
| H A D | X86ISelLowering.cpp | 21741 SDValue Zext = DAG.getNode(ISD::ZERO_EXTEND, DL, MVT::i64, Cmp); in FP_TO_INTHelper() local
21743 Adjust = DAG.getNode(ISD::SHL, DL, MVT::i64, Zext, Const63); in FP_TO_INTHelper()
43243 SDValue Zext = DAG.getZExtOrTrunc(Setcc, DL, ExtractVT); in combinePredicateReduction() local
43245 return DAG.getNode(ISD::SUB, DL, ExtractVT, Zero, Zext); in combinePredicateReduction()
|
| /llvm-project-15.0.7/llvm/bindings/ocaml/llvm/ |
| H A D | llvm.ml | 115 | Zext Constructor
|
| /llvm-project-15.0.7/llvm/lib/Target/CSKY/ |
| H A D | CSKYInstrInfo.td | 1100 // Sext & Zext Patterns
|
| /llvm-project-15.0.7/llvm/lib/CodeGen/GlobalISel/ |
| H A D | LegalizerHelper.cpp | 6359 auto Zext = MIRBuilder.buildZExt(Src0Ty, Src1); in lowerFCopySign() local
6360 auto Shift = MIRBuilder.buildShl(Src0Ty, Zext, ShiftAmt); in lowerFCopySign()
|