Home
last modified time | relevance | path

Searched refs:ZeroMask (Results 1 – 7 of 7) sorted by relevance

/llvm-project-15.0.7/llvm/lib/IR/
H A DAutoUpgrade.cpp1325 Value *PassThru = ZeroMask ? ConstantAggregateZero::get(Ty) in UpgradeX86VPERMT2Intrinsics()
2549 bool ZeroMask = Name[11] == 'z'; in UpgradeIntrinsicCall() local
2554 bool ZeroMask = Name[11] == 'z'; in UpgradeIntrinsicCall() local
2555 Rep = upgradeX86ConcatShift(Builder, *CI, true, ZeroMask); in UpgradeIntrinsicCall()
3598 bool ZeroMask = Name[11] == 'z'; in UpgradeIntrinsicCall() local
3626 bool ZeroMask = Name[11] == 'z'; in UpgradeIntrinsicCall() local
3655 bool ZeroMask = Name[11] == 'z'; in UpgradeIntrinsicCall() local
3662 bool ZeroMask = Name[11] == 'z'; in UpgradeIntrinsicCall() local
3663 bool IsSaturating = Name[ZeroMask ? 21 : 20] == 's'; in UpgradeIntrinsicCall()
3692 bool ZeroMask = Name[11] == 'z'; in UpgradeIntrinsicCall() local
[all …]
/llvm-project-15.0.7/llvm/unittests/IR/
H A DPatternMatch.cpp953 SmallVector<int, 16> ZeroMask; in TEST_F() local
954 ShuffleVectorInst::getShuffleMask(Zero, ZeroMask); in TEST_F()
956 Value *SI1 = IRB.CreateShuffleVector(VI1, ZeroMask); in TEST_F()
958 Value *SI3 = IRB.CreateShuffleVector(VI3, ZeroMask); in TEST_F()
959 Value *SI4 = IRB.CreateShuffleVector(VI4, ZeroMask); in TEST_F()
/llvm-project-15.0.7/llvm/lib/CodeGen/GlobalISel/
H A DMachineIRBuilder.cpp678 SmallVector<int, 16> ZeroMask(DstTy.getNumElements()); in buildShuffleSplat() local
679 return buildShuffleVector(DstTy, InsElt, UndefVec, ZeroMask); in buildShuffleSplat()
/llvm-project-15.0.7/llvm/lib/Target/WebAssembly/
H A DWebAssemblyISelLowering.cpp886 APInt ZeroMask = APInt::getHighBitsSet(BitWidth, BitWidth - PossibleBits); in computeKnownBitsForTargetNode() local
887 Known.Zero |= ZeroMask; in computeKnownBitsForTargetNode()
/llvm-project-15.0.7/llvm/lib/Target/X86/
H A DX86ISelLowering.cpp9225 ZeroMask.setBit(i); in EltsFromConsecutiveLoads()
9299 } else if (ZeroMask[i]) { in EltsFromConsecutiveLoads()
9342 if (!ZeroMask) in EltsFromConsecutiveLoads()
11076 ZeroMask.setBit(i); in LowerBUILD_VECTOR()
11911 ZeroMask.setBit(BitIdx); in isTargetShuffleEquivalent()
12078 PSHUFBMask[i] = ZeroMask; in lowerShuffleWithPSHUFB()
15883 const int ZeroMask = 0x80; in lowerShuffleAsBlendOfPSHUFBs() local
15887 V1Idx = V2Idx = ZeroMask; in lowerShuffleAsBlendOfPSHUFBs()
15891 V1InUse |= (ZeroMask != V1Idx); in lowerShuffleAsBlendOfPSHUFBs()
15892 V2InUse |= (ZeroMask != V2Idx); in lowerShuffleAsBlendOfPSHUFBs()
[all …]
/llvm-project-15.0.7/clang/lib/CodeGen/
H A DCGBuiltin.cpp12467 bool ZeroMask = false, unsigned PTIdx = 0, in EmitScalarFMAExpr() argument
12509 Value *PassThru = ZeroMask ? Constant::getNullValue(Res->getType()) in EmitScalarFMAExpr()
12552 static Value *EmitX86Ternlog(CodeGenFunction &CGF, bool ZeroMask, in EmitX86Ternlog() argument
12576 Value *PassThru = ZeroMask ? ConstantAggregateZero::get(Ty) : Ops[0]; in EmitX86Ternlog()
/llvm-project-15.0.7/llvm/lib/CodeGen/SelectionDAG/
H A DDAGCombiner.cpp22528 SmallVector<int, 16> ZeroMask(VT.getVectorNumElements(), 0); in visitVECTOR_SHUFFLE() local
22529 return DAG.getVectorShuffle(VT, DL, Insert, DAG.getUNDEF(VT), ZeroMask); in visitVECTOR_SHUFFLE()