| /llvm-project-15.0.7/llvm/include/llvm/Support/ |
| H A D | AtomicOrdering.h | 64 SequentiallyConsistent = 7, enumerator 65 LAST = SequentiallyConsistent 77 I <= static_cast<Int>(AtomicOrdering::SequentiallyConsistent); in isValidAtomicOrdering()
|
| /llvm-project-15.0.7/llvm/lib/Target/AMDGPU/ |
| H A D | SIMemoryLegalizer.cpp | 108 AtomicOrdering::SequentiallyConsistent, in SIMemOpInfo() 2146 MOI.getOrdering() == AtomicOrdering::SequentiallyConsistent) { in expandLoad() 2151 if (MOI.getOrdering() == AtomicOrdering::SequentiallyConsistent) in expandLoad() 2159 MOI.getOrdering() == AtomicOrdering::SequentiallyConsistent) { in expandLoad() 2191 MOI.getOrdering() == AtomicOrdering::SequentiallyConsistent) { in expandStore() 2197 MOI.getOrdering() == AtomicOrdering::SequentiallyConsistent) in expandStore() 2226 MOI.getOrdering() == AtomicOrdering::SequentiallyConsistent) in expandAtomicFence() 2246 MOI.getOrdering() == AtomicOrdering::SequentiallyConsistent) in expandAtomicFence() 2268 MOI.getOrdering() == AtomicOrdering::SequentiallyConsistent) { in expandAtomicCmpxchgOrRmw() 2275 MOI.getOrdering() == AtomicOrdering::SequentiallyConsistent || in expandAtomicCmpxchgOrRmw() [all …]
|
| H A D | AMDGPUTargetTransformInfo.cpp | 498 if (OrderingVal > static_cast<unsigned>(AtomicOrdering::SequentiallyConsistent)) in getTgtMemIntrinsic()
|
| /llvm-project-15.0.7/llvm/docs/ |
| H A D | Atomics.rst | 33 stated order. A couple examples: if a SequentiallyConsistent store is 34 immediately followed by another SequentiallyConsistent store to the same 117 equivalent to a Release store. SequentiallyConsistent fences behave as both 326 SequentiallyConsistent section in Atomic orderings 331 ordering exists between all SequentiallyConsistent operations. 345 for Acquire loads and Release stores, except that SequentiallyConsistent 349 SequentiallyConsistent loads minimally require the same barriers as Acquire 350 operations and SequentiallyConsistent stores require Release 352 SequentiallyConsistent stores followed by SequentiallyConsistent loads. This 436 On x86, all atomic loads generate a ``MOV``. SequentiallyConsistent stores [all …]
|
| /llvm-project-15.0.7/llvm/lib/Target/SPIRV/ |
| H A D | SPIRVUtils.cpp | 201 case AtomicOrdering::SequentiallyConsistent: in getMemSemantics() 202 return SPIRV::MemorySemantics::SequentiallyConsistent; in getMemSemantics()
|
| /llvm-project-15.0.7/mlir/test/Dialect/SPIRV/IR/ |
| H A D | barrier-ops.mlir | 45 …r memory constraints to be set: `Acquire`, `Release`,`AcquireRelease` or `SequentiallyConsistent`}}
|
| H A D | atomic-ops.mlir | 33 …r memory constraints to be set: `Acquire`, `Release`,`AcquireRelease` or `SequentiallyConsistent`}} 271 …r memory constraints to be set: `Acquire`, `Release`,`AcquireRelease` or `SequentiallyConsistent`}}
|
| /llvm-project-15.0.7/llvm/lib/Target/RISCV/ |
| H A D | RISCVExpandAtomicPseudoInsts.cpp | 144 case AtomicOrdering::SequentiallyConsistent: in getLRForRMW32() 161 case AtomicOrdering::SequentiallyConsistent: in getSCForRMW32() 178 case AtomicOrdering::SequentiallyConsistent: in getLRForRMW64() 195 case AtomicOrdering::SequentiallyConsistent: in getSCForRMW64()
|
| /llvm-project-15.0.7/clang/lib/CodeGen/ |
| H A D | CGAtomic.cpp | 235 llvm::AtomicOrdering::SequentiallyConsistent, 269 llvm::AtomicOrdering::SequentiallyConsistent, 271 llvm::AtomicOrdering::SequentiallyConsistent); 276 llvm::AtomicOrdering::SequentiallyConsistent, 278 llvm::AtomicOrdering::SequentiallyConsistent, 450 FailureOrder = llvm::AtomicOrdering::SequentiallyConsistent; in emitAtomicCmpXchgFailureSet() 493 llvm::AtomicOrdering::SequentiallyConsistent, Scope); in emitAtomicCmpXchgFailureSet() 1386 llvm::AtomicOrdering::SequentiallyConsistent, Scope); in EmitAtomicExpr() 1453 llvm::AtomicOrdering::SequentiallyConsistent, Scope); in EmitAtomicExpr() 1614 AO = llvm::AtomicOrdering::SequentiallyConsistent; in EmitAtomicLoad() [all …]
|
| H A D | CGBuiltin.cpp | 163 AtomicOrdering Ordering = AtomicOrdering::SequentiallyConsistent) { in MakeBinaryAtomicValue() 291 llvm::AtomicOrdering::SequentiallyConsistent); in MakeAtomicCmpXchgValue() 409 AtomicOrdering Ordering = AtomicOrdering::SequentiallyConsistent) { in EmitAtomicIncrementValue() 422 AtomicOrdering Ordering = AtomicOrdering::SequentiallyConsistent) { in EmitAtomicDecrementValue() 1590 *this, E, AtomicOrdering::SequentiallyConsistent); in EmitMSVCBuiltinExpr() 3954 Builder.CreateFence(llvm::AtomicOrdering::SequentiallyConsistent); in EmitBuiltinExpr() 4023 llvm::AtomicOrdering::SequentiallyConsistent); in EmitBuiltinExpr() 4042 llvm::AtomicOrdering::SequentiallyConsistent}; in EmitBuiltinExpr() 4106 llvm::AtomicOrdering::SequentiallyConsistent}; in EmitBuiltinExpr() 10757 llvm::AtomicOrdering::SequentiallyConsistent); in EmitAArch64BuiltinExpr() [all …]
|
| H A D | CGExprScalar.cpp | 2529 ->setAtomic(llvm::AtomicOrdering::SequentiallyConsistent); in EmitScalarPrePostIncDec() 2536 llvm::AtomicOrdering::SequentiallyConsistent); in EmitScalarPrePostIncDec() 2554 llvm::AtomicOrdering::SequentiallyConsistent); in EmitScalarPrePostIncDec() 3132 llvm::AtomicOrdering::SequentiallyConsistent); in EmitCompoundAssignLValue()
|
| H A D | CGStmtOpenMP.cpp | 5938 case llvm::AtomicOrdering::SequentiallyConsistent: in emitOMPAtomicReadExpr() 5967 case llvm::AtomicOrdering::SequentiallyConsistent: in emitOMPAtomicWriteExpr() 6158 case llvm::AtomicOrdering::SequentiallyConsistent: in emitOMPAtomicUpdateExpr() 6282 case llvm::AtomicOrdering::SequentiallyConsistent: in emitOMPAtomicCaptureExpr() 6494 AO = llvm::AtomicOrdering::SequentiallyConsistent; in EmitOMPAtomicDirective() 6531 DefaultOrder == llvm::AtomicOrdering::SequentiallyConsistent || in EmitOMPAtomicDirective()
|
| /llvm-project-15.0.7/llvm/lib/Transforms/Instrumentation/ |
| H A D | InstrOrderFile.cpp | 139 MaybeAlign(), AtomicOrdering::SequentiallyConsistent); in generateCodeSequence()
|
| H A D | DataFlowSanitizer.cpp | 2166 case AtomicOrdering::SequentiallyConsistent: in addAcquireOrdering() 2167 return AtomicOrdering::SequentiallyConsistent; in addAcquireOrdering() 2451 case AtomicOrdering::SequentiallyConsistent: in addReleaseOrdering() 2452 return AtomicOrdering::SequentiallyConsistent; in addReleaseOrdering()
|
| H A D | ThreadSanitizer.cpp | 686 case AtomicOrdering::SequentiallyConsistent: v = 5; break; in createOrdering()
|
| H A D | InstrProfiling.cpp | 200 AtomicOrdering::SequentiallyConsistent); in doExtraRewritesBeforeFinalDeletion()
|
| H A D | MemorySanitizer.cpp | 1819 case AtomicOrdering::SequentiallyConsistent: in addReleaseOrdering() 1820 return AtomicOrdering::SequentiallyConsistent; in addReleaseOrdering() 1854 case AtomicOrdering::SequentiallyConsistent: in addAcquireOrdering() 1855 return AtomicOrdering::SequentiallyConsistent; in addAcquireOrdering()
|
| /llvm-project-15.0.7/llvm/lib/Target/SPIRV/MCTargetDesc/ |
| H A D | SPIRVBaseInfo.h | 652 SequentiallyConsistent = 0x10, enumerator
|
| H A D | SPIRVBaseInfo.cpp | 919 if (e == static_cast<uint32_t>(MemorySemantics::SequentiallyConsistent)) in getMemorySemanticsName() 921 if (e & static_cast<uint32_t>(MemorySemantics::SequentiallyConsistent)) { in getMemorySemanticsName()
|
| /llvm-project-15.0.7/llvm/lib/Target/VE/ |
| H A D | VEISelLowering.cpp | 1058 case AtomicOrdering::SequentiallyConsistent: in emitLeadingFence() 1061 return Builder.CreateFence(AtomicOrdering::SequentiallyConsistent); in emitLeadingFence() 1079 case AtomicOrdering::SequentiallyConsistent: in emitTrailingFence() 1080 return Builder.CreateFence(AtomicOrdering::SequentiallyConsistent); in emitTrailingFence() 1115 case AtomicOrdering::SequentiallyConsistent: in lowerATOMIC_FENCE()
|
| /llvm-project-15.0.7/mlir/lib/Target/LLVMIR/Dialect/LLVMIR/ |
| H A D | LLVMToLLVMIRTranslation.cpp | 143 return llvm::AtomicOrdering::SequentiallyConsistent; in getLLVMAtomicOrdering()
|
| /llvm-project-15.0.7/llvm/lib/Target/AArch64/GISel/ |
| H A D | AArch64LegalizerInfo.cpp | 1323 case AtomicOrdering::SequentiallyConsistent: in legalizeAtomicCmpxchg128() 1364 case AtomicOrdering::SequentiallyConsistent: in legalizeAtomicCmpxchg128()
|
| /llvm-project-15.0.7/llvm/include/llvm/IR/ |
| H A D | Instructions.h | 619 if (getFailureOrdering() == AtomicOrdering::SequentiallyConsistent) 620 return AtomicOrdering::SequentiallyConsistent; 673 case AtomicOrdering::SequentiallyConsistent: 674 return AtomicOrdering::SequentiallyConsistent;
|
| /llvm-project-15.0.7/mlir/lib/Target/LLVMIR/ |
| H A D | ConvertFromLLVMIR.cpp | 762 case llvm::AtomicOrdering::SequentiallyConsistent: in getLLVMAtomicOrdering()
|
| /llvm-project-15.0.7/llvm/lib/Frontend/OpenMP/ |
| H A D | OMPIRBuilder.cpp | 3857 AO == AtomicOrdering::SequentiallyConsistent) { in checkAndEmitFlushAfterAtomic() 3866 AO == AtomicOrdering::SequentiallyConsistent) { in checkAndEmitFlushAfterAtomic() 3882 case AtomicOrdering::SequentiallyConsistent: in checkAndEmitFlushAfterAtomic()
|