Home
last modified time | relevance | path

Searched refs:FLOG (Results 1 – 23 of 23) sorted by relevance

/llvm-project-15.0.7/llvm/include/llvm/IR/
H A DConstrainedOps.def78 DAG_FUNCTION(log, 1, 1, experimental_constrained_log, FLOG)
/llvm-project-15.0.7/llvm/include/llvm/CodeGen/
H A DISDOpcodes.h919 FLOG, enumerator
H A DBasicTTIImpl.h1700 ISD = ISD::FLOG; in getTypeBasedIntrinsicInstrCost()
/llvm-project-15.0.7/llvm/lib/CodeGen/SelectionDAG/
H A DSelectionDAGDumper.cpp220 case ISD::FLOG: return "flog"; in getOperationName()
H A DLegalizeFloatTypes.cpp93 case ISD::FLOG: R = SoftenFloatRes_FLOG(N); break; in SoftenFloatResult()
1237 case ISD::FLOG: ExpandFloatRes_FLOG(N, Lo, Hi); break; in ExpandFloatResult()
2263 case ISD::FLOG: in PromoteFloatResult()
2627 case ISD::FLOG: in SoftPromoteHalfResult()
H A DLegalizeVectorOps.cpp372 case ISD::FLOG: in LegalizeOp()
H A DLegalizeVectorTypes.cpp90 case ISD::FLOG: in ScalarizeVectorResult()
1022 case ISD::FLOG: in SplitVectorResult()
3839 case ISD::FLOG: in WidenVectorResult()
H A DLegalizeDAG.cpp4036 case ISD::FLOG: in ConvertNodeToLibcall()
4845 case ISD::FLOG: in PromoteNode()
H A DSelectionDAG.cpp4662 case ISD::FLOG: in isKnownNeverNaN()
H A DSelectionDAGBuilder.cpp5117 return DAG.getNode(ISD::FLOG, dl, Op.getValueType(), Op, Flags); in expandLog()
/llvm-project-15.0.7/llvm/lib/Target/AMDGPU/
H A DAMDGPUISelLowering.cpp303 setOperationAction({ISD::FLOG, ISD::FLOG10, ISD::FEXP}, MVT::f32, Custom); in AMDGPUTargetLowering()
398 ISD::FEXP, ISD::FLOG2, ISD::FREM, ISD::FLOG, in AMDGPUTargetLowering()
1162 case ISD::FLOG: in LowerOperation()
H A DAMDGPUISelDAGToDAG.cpp158 case ISD::FLOG: in fp16SrcZerosHighBits()
H A DSIISelLowering.cpp394 setOperationAction({ISD::FLOG, ISD::FEXP, ISD::FLOG10}, MVT::f16, Custom); in SITargetLowering()
/llvm-project-15.0.7/llvm/lib/CodeGen/
H A DTargetLoweringBase.cpp887 setOperationAction({ISD::FCBRT, ISD::FLOG, ISD::FLOG2, ISD::FLOG10, ISD::FEXP, in initActions()
/llvm-project-15.0.7/llvm/lib/Target/WebAssembly/
H A DWebAssemblyISelLowering.cpp238 for (auto Op : {ISD::FCOPYSIGN, ISD::FLOG, ISD::FLOG2, ISD::FLOG10, in WebAssemblyTargetLowering()
/llvm-project-15.0.7/llvm/lib/Target/ARM/
H A DARMISelLowering.cpp368 setOperationAction(ISD::FLOG, VT, Expand); in addMVEVectorTypes()
877 setOperationAction(ISD::FLOG, MVT::v2f64, Expand); in ARMTargetLowering()
898 setOperationAction(ISD::FLOG, MVT::v4f32, Expand); in ARMTargetLowering()
914 setOperationAction(ISD::FLOG, MVT::v2f32, Expand); in ARMTargetLowering()
1047 setOperationAction(ISD::FLOG, MVT::f64, Expand); in ARMTargetLowering()
1526 setOperationAction(ISD::FLOG, MVT::f16, Promote); in ARMTargetLowering()
/llvm-project-15.0.7/llvm/lib/Target/Hexagon/
H A DHexagonISelLowering.cpp1636 ISD::FCOS, ISD::FPOW, ISD::FLOG, ISD::FLOG2, in HexagonTargetLowering()
/llvm-project-15.0.7/llvm/lib/Target/Mips/
H A DMipsSEISelLowering.cpp151 setOperationAction(ISD::FLOG, MVT::f16, Promote); in MipsSETargetLowering()
H A DMipsISelLowering.cpp427 setOperationAction(ISD::FLOG, MVT::f32, Expand); in MipsTargetLowering()
/llvm-project-15.0.7/llvm/lib/Target/PowerPC/
H A DPPCISelLowering.cpp399 setOperationAction(ISD::FLOG, MVT::f64, Custom); in PPCTargetLowering()
405 setOperationAction(ISD::FLOG, MVT::f32, Custom); in PPCTargetLowering()
834 setOperationAction(ISD::FLOG, VT, Expand); in PPCTargetLowering()
11139 case ISD::FLOG: return lowerLog(Op, DAG); in LowerOperation()
/llvm-project-15.0.7/llvm/lib/Target/RISCV/
H A DRISCVISelLowering.cpp334 ISD::FSINCOS, ISD::FEXP, ISD::FEXP2, ISD::FLOG, in RISCVTargetLowering()
675 setOperationAction(ISD::FLOG, VT, Expand); in RISCVTargetLowering()
/llvm-project-15.0.7/llvm/lib/Target/AArch64/
H A DAArch64ISelLowering.cpp592 ISD::FEXP, ISD::FEXP2, ISD::FLOG, in AArch64TargetLowering()
1332 setOperationAction(ISD::FLOG, VT, Expand); in AArch64TargetLowering()
1467 setOperationAction(ISD::FLOG, VT, Expand); in addTypeForNEON()
/llvm-project-15.0.7/llvm/lib/Target/X86/
H A DX86ISelLowering.cpp573 setOperationAction(ISD::FLOG, VT, Action); in X86TargetLowering()
883 setOperationAction(ISD::FLOG, MVT::f80, Expand); in X86TargetLowering()
901 setOperationAction(ISD::FLOG, VT, Expand); in X86TargetLowering()
2317 ISD::FLOG, ISD::STRICT_FLOG, in X86TargetLowering()