Home
last modified time | relevance | path

Searched refs:ConstraintVT (Results 1 – 13 of 13) sorted by relevance

/llvm-project-15.0.7/llvm/lib/CodeGen/GlobalISel/
H A DInlineAsmLowering.cpp97 &TRI, RefOpInfo.ConstraintCode, RefOpInfo.ConstraintVT); in getRegistersForValue()
109 if (OpInfo.ConstraintVT != MVT::Other) in getRegistersForValue()
111 TLI.getNumRegisters(MF.getFunction().getContext(), OpInfo.ConstraintVT); in getRegistersForValue()
224 if (const char *Repl = TLI->LowerXConstraint(OpInfo.ConstraintVT)) { in computeConstraintToUse()
320 OpInfo.ConstraintVT = in lowerInlineAsm()
326 OpInfo.ConstraintVT = in lowerInlineAsm()
330 OpInfo.ConstraintVT = in lowerInlineAsm()
337 OpInfo.ConstraintVT = MVT::Other; in lowerInlineAsm()
340 if (OpInfo.ConstraintVT == MVT::i64x8) in lowerInlineAsm()
/llvm-project-15.0.7/llvm/lib/CodeGen/SelectionDAG/
H A DTargetLowering.cpp5133 if (ConstraintVT.isInteger()) in LowerXConstraint()
5135 if (ConstraintVT.isFloatingPoint()) in LowerXConstraint()
5309 OpInfo.ConstraintVT = MVT::Other; in ParseConstraints()
5324 OpInfo.ConstraintVT = in ParseConstraints()
5328 OpInfo.ConstraintVT = in ParseConstraints()
5339 OpInfo.ConstraintVT = in ParseConstraints()
5408 if (OpInfo.ConstraintVT != Input.ConstraintVT) { in ParseConstraints()
5409 if ((OpInfo.ConstraintVT.isInteger() != in ParseConstraints()
5451 if (OpInfo.ConstraintVT != Input.ConstraintVT) { in ParseConstraints()
5458 if ((OpInfo.ConstraintVT.isInteger() != in ParseConstraints()
[all …]
H A DFunctionLoweringInfo.cpp206 Op.ConstraintVT); in set()
H A DSelectionDAGBuilder.cpp8430 if (OpInfo.ConstraintVT == MatchingOpInfo.ConstraintVT) in patchMatchingInput()
8438 OpInfo.ConstraintVT); in patchMatchingInput()
8442 if ((OpInfo.ConstraintVT.isInteger() != in patchMatchingInput()
8443 MatchingOpInfo.ConstraintVT.isInteger()) || in patchMatchingInput()
8450 MatchingOpInfo.ConstraintVT = OpInfo.ConstraintVT; in patchMatchingInput()
8542 !TRI.isTypeLegalForClass(*RC, OpInfo.ConstraintVT)) { in getRegistersForValue()
8554 OpInfo.ConstraintVT = RegVT; in getRegistersForValue()
8563 OpInfo.ConstraintVT = VT; in getRegistersForValue()
8573 EVT ValueVT = OpInfo.ConstraintVT; in getRegistersForValue()
8574 if (OpInfo.ConstraintVT == MVT::Other) in getRegistersForValue()
[all …]
/llvm-project-15.0.7/llvm/lib/Target/ARM/
H A DARMISelLowering.h535 const char *LowerXConstraint(EVT ConstraintVT) const override;
H A DARMISelLowering.cpp20049 const char *ARMTargetLowering::LowerXConstraint(EVT ConstraintVT) const { in LowerXConstraint()
20059 if (ConstraintVT.isFloatingPoint()) in LowerXConstraint()
20061 if (ConstraintVT.isVector() && Subtarget->hasNEON() && in LowerXConstraint()
20062 (ConstraintVT.getSizeInBits() == 64 || in LowerXConstraint()
20063 ConstraintVT.getSizeInBits() == 128)) in LowerXConstraint()
/llvm-project-15.0.7/llvm/lib/Target/AMDGPU/
H A DAMDGPUTargetTransformInfo.cpp845 TRI, TC.ConstraintCode, TC.ConstraintVT).second; in isInlineAsmSourceOfDivergence()
H A DSIISelLowering.cpp12918 SIRI, TC.ConstraintCode, TC.ConstraintVT).second; in requiresUniformRegister()
/llvm-project-15.0.7/llvm/lib/Target/AArch64/
H A DAArch64ISelLowering.h1093 const char *LowerXConstraint(EVT ConstraintVT) const override;
H A DAArch64ISelLowering.cpp8953 const char *AArch64TargetLowering::LowerXConstraint(EVT ConstraintVT) const { in LowerXConstraint()
8964 if (ConstraintVT.isFloatingPoint()) in LowerXConstraint()
8967 if (ConstraintVT.isVector() && in LowerXConstraint()
8968 (ConstraintVT.getSizeInBits() == 64 || in LowerXConstraint()
8969 ConstraintVT.getSizeInBits() == 128)) in LowerXConstraint()
/llvm-project-15.0.7/llvm/lib/Target/X86/
H A DX86ISelLowering.h1192 const char *LowerXConstraint(EVT ConstraintVT) const override;
H A DX86ISelLowering.cpp55715 LowerXConstraint(EVT ConstraintVT) const { in LowerXConstraint()
55718 if (ConstraintVT.isFloatingPoint()) { in LowerXConstraint()
55723 return TargetLowering::LowerXConstraint(ConstraintVT); in LowerXConstraint()
55734 if (OpInfo.ConstraintVT.isVector() || !OpInfo.ConstraintVT.isInteger() || in LowerAsmOutputForConstraint()
55735 OpInfo.ConstraintVT.getSizeInBits() < 8) in LowerAsmOutputForConstraint()
55747 SDValue Result = DAG.getNode(ISD::ZERO_EXTEND, DL, OpInfo.ConstraintVT, CC); in LowerAsmOutputForConstraint()
/llvm-project-15.0.7/llvm/include/llvm/CodeGen/
H A DTargetLowering.h4473 MVT ConstraintVT = MVT::Other; member
4547 virtual const char *LowerXConstraint(EVT ConstraintVT) const;