Home
last modified time | relevance | path

Searched refs:CSR_READ_4 (Results 1 – 25 of 54) sorted by relevance

123

/freebsd-14.2/sys/dev/bge/
H A Dif_bge.c623 CSR_READ_4(sc, off); in bge_writembx()
1001 CSR_READ_4(sc, BGE_NVRAM_SWARB); in bge_nvram_getbyte()
1067 byte = CSR_READ_4(sc, BGE_EE_DATA); in bge_eeprom_getbyte()
1118 val = CSR_READ_4(sc, BGE_MI_COMM); in bge_miibus_readreg()
1121 val = CSR_READ_4(sc, BGE_MI_COMM); in bge_miibus_readreg()
2465 dmactl = CSR_READ_4(sc, rdmareg); in bge_blockinit()
4180 val = CSR_READ_4(sc, BGE_MAC_MODE); in bge_reset()
4239 val = CSR_READ_4(sc, 0x7C00); in bge_reset()
5511 mode = CSR_READ_4(sc, BGE_TX_MODE); in bge_init_locked()
5701 if (CSR_READ_4(sc, BGE_MAC_STS) & in bge_ifmedia_sts()
[all …]
/freebsd-14.2/sys/dev/et/
H A Dif_et.c432 val = CSR_READ_4(sc, ET_MII_IND); in et_miibus_readreg()
446 val = CSR_READ_4(sc, ET_MII_STAT); in et_miibus_readreg()
477 val = CSR_READ_4(sc, ET_MII_IND); in et_miibus_writereg()
532 ctrl = CSR_READ_4(sc, ET_MAC_CTRL); in et_miibus_statchg()
534 cfg1 = CSR_READ_4(sc, ET_MAC_CFG1); in et_miibus_statchg()
537 cfg2 = CSR_READ_4(sc, ET_MAC_CFG2); in et_miibus_statchg()
581 cfg1 = CSR_READ_4(sc, ET_MAC_CFG1); in et_miibus_statchg()
1181 status = CSR_READ_4(sc, ET_INTR_STATUS); in et_intr()
1584 pktfilt = CSR_READ_4(sc, ET_PKTFILT); in et_setmulti()
2263 tx_done = CSR_READ_4(sc, ET_TX_DONE_POS); in et_txeof()
[all …]
/freebsd-14.2/sys/dev/dc/
H A Ddcphy.c75 CSR_READ_4(sc, reg) | x)
79 CSR_READ_4(sc, reg) & ~x)
206 mode = CSR_READ_4(dc_sc, DC_NETCFG); in dcphy_service()
261 reg = CSR_READ_4(dc_sc, DC_10BTSTAT); in dcphy_service()
307 tstat = CSR_READ_4(dc_sc, DC_10BTSTAT); in dcphy_status()
311 if (CSR_READ_4(dc_sc, DC_10BTCTRL) & DC_TCTL_AUTONEGENBL) { in dcphy_status()
364 if (CSR_READ_4(dc_sc, DC_NETCFG) & DC_NETCFG_SPEEDSEL) in dcphy_status()
368 if (CSR_READ_4(dc_sc, DC_NETCFG) & DC_NETCFG_FULLDUPLEX) in dcphy_status()
H A Dif_dc.c371 CSR_READ_4(sc, DC_BUSCTL); in dc_delay()
519 r = CSR_READ_4(sc, DC_SIO); in dc_eeprom_getword_pnic()
644 val = CSR_READ_4(sc, DC_SIO); in dc_mii_bitbang_read()
688 rval = CSR_READ_4(sc, DC_PN_MII); in dc_miibus_readreg()
704 rval = CSR_READ_4(sc, DC_ROM); in dc_miibus_readreg()
1369 isr = CSR_READ_4(sc, DC_ISR); in dc_netcfg_wait()
2293 reg = CSR_READ_4(sc, DC_AL_PAR0); in dc_attach()
3189 isr = CSR_READ_4(sc, DC_ISR); in dc_tx_underrun()
3242 status = CSR_READ_4(sc, DC_ISR); in dc_poll()
3292 status = CSR_READ_4(sc, DC_ISR); in dc_intr()
[all …]
H A Dpnphy.c207 reg = CSR_READ_4(dc_sc, DC_ISR); in pnphy_status()
210 reg = CSR_READ_4(dc_sc, DC_NETCFG); in pnphy_status()
/freebsd-14.2/sys/dev/alc/
H A Dif_alc.c308 v = CSR_READ_4(sc, ALC_MDIO); in alc_mii_readreg_813x()
335 v = CSR_READ_4(sc, ALC_MDIO); in alc_mii_readreg_816x()
373 v = CSR_READ_4(sc, ALC_MDIO); in alc_mii_writereg_813x()
399 v = CSR_READ_4(sc, ALC_MDIO); in alc_mii_writereg_816x()
494 v = CSR_READ_4(sc, ALC_MDIO); in alc_miiext_readreg()
525 v = CSR_READ_4(sc, ALC_MDIO); in alc_miiext_writereg()
722 CSR_READ_4(sc, ALC_OPT_CFG); in alc_get_macaddr_813x()
749 CSR_READ_4(sc, ALC_WOL_CFG); in alc_get_macaddr_813x()
773 CSR_READ_4(sc, ALC_OPT_CFG); in alc_get_macaddr_813x()
810 reg = CSR_READ_4(sc, ALC_SLD); in alc_get_macaddr_816x()
[all …]
/freebsd-14.2/sys/dev/nge/
H A Dif_nge.c246 CSR_READ_4(sc, reg) | (x))
250 CSR_READ_4(sc, reg) & ~(x))
264 CSR_READ_4(sc, NGE_CSR); in nge_delay()
388 val = CSR_READ_4(sc, NGE_MEAR); in nge_mii_bitbang_read()
454 return (CSR_READ_4(sc, reg)); in nge_miibus_readreg()
588 reg = CSR_READ_4(sc, NGE_CFG); in nge_miibus_statchg()
603 reg = CSR_READ_4(sc, NGE_CSR); in nge_miibus_statchg()
641 reg = CSR_READ_4(sc, NGE_CSR); in nge_miibus_statchg()
783 v = CSR_READ_4(sc, NGE_CFG); in nge_reset()
2429 reg = CSR_READ_4(sc, NGE_CSR); in nge_stop_mac()
[all …]
/freebsd-14.2/sys/dev/bfe/
H A Dif_bfe.c882 CSR_READ_4(sc, reg); in bfe_clear_stats()
884 CSR_READ_4(sc, reg); in bfe_clear_stats()
908 CSR_READ_4(sc, BFE_IMASK); in bfe_chip_halt()
1016 CSR_READ_4(sc, BFE_SBTMSLOW); in bfe_core_disable()
1033 CSR_READ_4(sc, BFE_SBTMSLOW); in bfe_core_reset()
1045 CSR_READ_4(sc, BFE_SBTMSLOW); in bfe_core_reset()
1050 CSR_READ_4(sc, BFE_SBTMSLOW); in bfe_core_reset()
1091 val = CSR_READ_4(sc, BFE_RXCONF); in bfe_set_rx_mode()
1252 *val++ = CSR_READ_4(sc, reg); in bfe_stats_update()
1254 *val++ = CSR_READ_4(sc, reg); in bfe_stats_update()
[all …]
H A Dif_bfereg.h444 #define CSR_READ_4(sc, reg) bus_read_4(sc->bfe_res, reg) macro
449 CSR_WRITE_4(sc, name, CSR_READ_4(sc, name) | val)
452 CSR_WRITE_4(sc, name, CSR_READ_4(sc, name) & val)
/freebsd-14.2/sys/dev/jme/
H A Dif_jme.c357 reg = CSR_READ_4(sc, JME_SMBCSR); in jme_eeprom_read_byte()
382 reg = CSR_READ_4(sc, JME_SMBINTF); in jme_eeprom_read_byte()
490 par0 = CSR_READ_4(sc, JME_PAR0); in jme_reg_macaddr()
491 par1 = CSR_READ_4(sc, JME_PAR1); in jme_reg_macaddr()
1591 pmcs = CSR_READ_4(sc, JME_PMCS); in jme_setwol()
2702 CSR_READ_4(sc, JME_GHC); in jme_reset()
2718 ghc = CSR_READ_4(sc, JME_GHC); in jme_reset()
2724 CSR_READ_4(sc, JME_GPREG1); in jme_reset()
2731 CSR_READ_4(sc, JME_GHC); in jme_reset()
2869 reg = CSR_READ_4(sc, JME_PMCS); in jme_init_locked()
[all …]
/freebsd-14.2/sys/dev/sis/
H A Dif_sis.c196 CSR_READ_4(sc, reg) | (x))
200 CSR_READ_4(sc, reg) & ~(x))
229 CSR_READ_4(sc, SIS_CSR); in sis_delay()
416 csrsave = CSR_READ_4(sc, SIS_CSR); in sis_read_mac()
446 val = CSR_READ_4(sc, SIS_EECTL); in sis_mii_bitbang_read()
487 if (!CSR_READ_4(sc, NS_BMSR)) in sis_miibus_readreg()
726 CSR_READ_4(sc, SIS_RXFILT_CTL); in sis_rxfilter_ns()
765 CSR_READ_4(sc, SIS_RXFILT_CTL); in sis_rxfilter_ns()
803 CSR_READ_4(sc, SIS_RXFILT_CTL); in sis_rxfilter_sis()
834 CSR_READ_4(sc, SIS_RXFILT_CTL); in sis_rxfilter_sis()
[all …]
/freebsd-14.2/sys/dev/bwi/
H A Dbwimac.c198 return CSR_READ_4(sc, BWI_MOBJ_DATA); in bwi_memobj_read_4()
468 CSR_READ_4(sc, BWI_STATE_LO); in bwi_mac_reset()
474 CSR_READ_4(sc, BWI_STATE_LO); in bwi_mac_reset()
569 val = CSR_READ_4(sc, BWI_MAC_STATUS); in bwi_mac_test()
1449 CSR_READ_4(sc, BWI_MAC_STATUS); in bwi_mac_start()
1450 CSR_READ_4(sc, BWI_MAC_INTR_STATUS); in bwi_mac_start()
1468 CSR_READ_4(sc, BWI_MAC_STATUS); in bwi_mac_stop()
1498 CSR_READ_4(sc, BWI_MAC_STATUS); in bwi_mac_config_ps()
1563 val = CSR_READ_4(sc, BWI_MAC_STATUS); in bwi_mac_get_property()
1575 val = CSR_READ_4(sc, BWI_STATE_HI); in bwi_mac_get_property()
[all …]
H A Dif_bwi.c754 val = CSR_READ_4(sc, BWI_ID_HI); in bwi_regwin_info()
788 info = CSR_READ_4(sc, BWI_INFO); in bwi_bbp_attach()
920 val = CSR_READ_4(sc, BWI_FLAGS); in bwi_bus_init()
1253 CSR_READ_4(sc, BWI_TXSTATUS1); in bwi_init_statechg()
1474 CSR_READ_4(sc, BWI_MAC_INTR_MASK); in bwi_stop_locked()
3518 val = CSR_READ_4(sc, BWI_STATE_LO); in bwi_regwin_is_enabled()
3596 CSR_READ_4(sc, BWI_STATE_LO); in bwi_regwin_disable()
3605 CSR_READ_4(sc, BWI_STATE_LO); in bwi_regwin_disable()
3624 CSR_READ_4(sc, BWI_STATE_LO); in bwi_regwin_enable()
3644 CSR_READ_4(sc, BWI_STATE_LO); in bwi_regwin_enable()
[all …]
H A Dif_bwivar.h76 #define CSR_READ_4(sc, reg) \ macro
87 CSR_WRITE_4((sc), (reg), CSR_READ_4((sc), (reg)) | (bits))
92 CSR_WRITE_4((sc), (reg), (CSR_READ_4((sc), (reg)) & (filt)) | (bits))
97 CSR_WRITE_4((sc), (reg), CSR_READ_4((sc), (reg)) & ~(bits))
/freebsd-14.2/sys/dev/stge/
H A Dif_stge.c1389 ac = CSR_READ_4(sc, STGE_AsicCtrl); in stge_link_task()
1410 txstat = CSR_READ_4(sc, STGE_TxStatus); in stge_tx_error()
1867 CSR_READ_4(sc,STGE_OctetRcvOk); in stge_stats_update()
1873 CSR_READ_4(sc, STGE_OctetXmtdOk); in stge_stats_update()
1878 CSR_READ_4(sc, STGE_LateCollisions) + in stge_stats_update()
1879 CSR_READ_4(sc, STGE_MultiColFrames) + in stge_stats_update()
1880 CSR_READ_4(sc, STGE_SingleColFrames)); in stge_stats_update()
1902 ac = CSR_READ_4(sc, STGE_AsicCtrl); in stge_reset()
1940 ac = CSR_READ_4(sc, STGE_AsicCtrl); in stge_reset()
2137 v = CSR_READ_4(sc, STGE_MACCtrl) & MC_MASK; in stge_init_locked()
[all …]
/freebsd-14.2/sys/dev/altera/atse/
H A Dif_atse.c180 #define CSR_READ_4(sc, reg) \ macro
403 val4 = CSR_READ_4(sc, BASE_CFG_COMMAND_CONFIG); in atse_stop_locked()
409 val4 = CSR_READ_4(sc, BASE_CFG_COMMAND_CONFIG); in atse_stop_locked()
454 val4 = CSR_READ_4(sc, BASE_CFG_COMMAND_CONFIG); in atse_rxfilter_locked()
744 val4 = CSR_READ_4(sc, BASE_CFG_COMMAND_CONFIG); in atse_reset()
786 val4 = CSR_READ_4(sc, BASE_CFG_COMMAND_CONFIG); in atse_reset()
824 val4 = CSR_READ_4(sc, TX_CMD_STAT); in atse_reset()
828 val4 = CSR_READ_4(sc, RX_CMD_STAT); in atse_reset()
834 val4 = CSR_READ_4(sc, BASE_CFG_COMMAND_CONFIG); in atse_reset()
852 val4 = CSR_READ_4(sc, BASE_CFG_COMMAND_CONFIG); in atse_reset()
[all …]
/freebsd-14.2/sys/dev/ale/
H A Dif_ale.c214 v = CSR_READ_4(sc, ALE_MDIO); in ale_miibus_readreg()
241 v = CSR_READ_4(sc, ALE_MDIO); in ale_miibus_writereg()
291 reg = CSR_READ_4(sc, ALE_MAC_CFG); in ale_miibus_statchg()
364 reg = CSR_READ_4(sc, ALE_SPI_CTRL); in ale_get_macaddr()
392 ea[0] = CSR_READ_4(sc, ALE_PAR0); in ale_get_macaddr()
393 ea[1] = CSR_READ_4(sc, ALE_PAR1); in ale_get_macaddr()
1505 reg = CSR_READ_4(sc, ALE_MAC_CFG); in ale_setwol()
2064 reg = CSR_READ_4(sc, ALE_MAC_CFG); in ale_mac_config()
2645 CSR_READ_4(sc, ALE_WOL_CFG); in ale_init_locked()
2861 reg = CSR_READ_4(sc, ALE_TXQ_CFG); in ale_stop()
[all …]
/freebsd-14.2/sys/dev/lge/
H A Dif_lge.c196 CSR_READ_4(sc, reg) | (x))
200 CSR_READ_4(sc, reg) & ~(x))
203 CSR_WRITE_4(sc, LGE_MEAR, CSR_READ_4(sc, LGE_MEAR) | x)
206 CSR_WRITE_4(sc, LGE_MEAR, CSR_READ_4(sc, LGE_MEAR) & ~x)
221 if (!(CSR_READ_4(sc, LGE_EECTL) & LGE_EECTL_CMD_READ)) in lge_eeprom_getword()
229 val = CSR_READ_4(sc, LGE_EEDATA); in lge_eeprom_getword()
287 return(CSR_READ_4(sc, LGE_GMIICTL) >> 16); in lge_miibus_readreg()
405 if (!(CSR_READ_4(sc, LGE_MODE1) & LGE_MODE1_SOFTRST)) in lge_reset()
525 if (CSR_READ_4(sc, LGE_GMIIMODE) & LGE_GMIIMODE_PCSENH) in lge_attach()
651 CSR_READ_4(sc, LGE_ISR); in lge_list_rx_init()
[all …]
/freebsd-14.2/sys/dev/age/
H A Dif_age.c220 v = CSR_READ_4(sc, AGE_MDIO); in age_miibus_readreg()
250 v = CSR_READ_4(sc, AGE_MDIO); in age_miibus_writereg()
341 reg = CSR_READ_4(sc, AGE_SPI_CTRL); in age_get_macaddr()
370 ea[0] = CSR_READ_4(sc, AGE_PAR0); in age_get_macaddr()
371 ea[1] = CSR_READ_4(sc, AGE_PAR1); in age_get_macaddr()
1411 reg = CSR_READ_4(sc, AGE_MAC_CFG); in age_setwol()
1923 reg = CSR_READ_4(sc, AGE_MAC_CFG); in age_mac_config()
2522 CSR_READ_4(sc, AGE_MASTER_CFG); in age_reset()
2809 reg = CSR_READ_4(sc, AGE_MAC_CFG); in age_init_locked()
2915 reg = CSR_READ_4(sc, AGE_MAC_CFG); in age_stop_txmac()
[all …]
/freebsd-14.2/sys/dev/vge/
H A Dif_vgevar.h224 #define CSR_READ_4(sc, reg) \ macro
236 CSR_WRITE_4(sc, reg, CSR_READ_4(sc, reg) | (x))
243 CSR_WRITE_4(sc, reg, CSR_READ_4(sc, reg) & ~(x))
/freebsd-14.2/sys/dev/my/
H A Dif_my.c141 #define MY_SETBIT(sc, reg, x) CSR_WRITE_4(sc, reg, CSR_READ_4(sc, reg) | (x))
142 #define MY_CLRBIT(sc, reg, x) CSR_WRITE_4(sc, reg, CSR_READ_4(sc, reg) & ~(x))
176 miir = CSR_READ_4(sc, MY_MANAGEMENT); in my_send_cmd_to_phy()
240 miir = CSR_READ_4(sc, MY_MANAGEMENT); in my_phy_readreg()
328 rxfilt = CSR_READ_4(sc, MY_TCRRCR); in my_setmulti()
715 if (CSR_READ_4(sc, MY_TCRRCR) & (MY_TE | MY_RE)) { in my_setcfg()
720 if (!(CSR_READ_4(sc, MY_TCRRCR) & in my_setcfg()
752 if (!(CSR_READ_4(sc, MY_BCR) & MY_SWR)) in my_reset()
1195 if (!(CSR_READ_4(sc, MY_TCRRCR) & MY_Enhanced)) { in my_txeof()
1216 if (CSR_READ_4(sc, MY_TCRRCR) & MY_Enhanced) { in my_txeof()
[all …]
/freebsd-14.2/sys/dev/ipw/
H A Dif_ipw.c1251 r = CSR_READ_4(sc, IPW_CSR_RX_READ); in ipw_rx_intr()
1344 r = CSR_READ_4(sc, IPW_CSR_TX_READ); in ipw_tx_intr()
1381 r = CSR_READ_4(sc, IPW_CSR_INTR); in ipw_intr()
1811 tmp = CSR_READ_4(sc, IPW_CSR_RST); in ipw_stop_master()
1827 tmp = CSR_READ_4(sc, IPW_CSR_CTL); in ipw_reset()
1839 tmp = CSR_READ_4(sc, IPW_CSR_RST); in ipw_reset()
1844 tmp = CSR_READ_4(sc, IPW_CSR_CTL); in ipw_reset()
1986 tmp = CSR_READ_4(sc, IPW_CSR_CTL); in ipw_load_firmware()
1996 tmp = CSR_READ_4(sc, IPW_CSR_IO); in ipw_load_firmware()
2376 sc->table1_base = CSR_READ_4(sc, IPW_CSR_TABLE1_BASE); in ipw_init_locked()
[all …]
H A Dif_ipwreg.h332 #define CSR_READ_4(sc, reg) \ macro
357 CSR_READ_4((sc), IPW_CSR_INDIRECT_DATA))
/freebsd-14.2/sys/dev/ti/
H A Dif_ti.c339 CSR_READ_4(sc, TI_MISC_LOCAL_CTL)); in ti_eeprom_getbyte()
348 CSR_READ_4(sc, TI_MISC_LOCAL_CTL)); in ti_eeprom_getbyte()
356 CSR_READ_4(sc, TI_MISC_LOCAL_CTL)); in ti_eeprom_getbyte()
368 CSR_READ_4(sc, TI_MISC_LOCAL_CTL)); in ti_eeprom_getbyte()
551 origwin = CSR_READ_4(sc, TI_WINBASE); in ti_copy_mem()
1973 intrs = CSR_READ_4(sc, TI_MB_HOSTINTR); in ti_setmulti()
2000 if (CSR_READ_4(sc, 0x604) == 0x5555AAAA) { in ti_64bitslot_war()
2089 cacheline = CSR_READ_4(sc, TI_PCI_BIST) & 0xFF; in ti_chipinit()
2112 CSR_WRITE_4(sc, TI_PCI_CMDSTAT, CSR_READ_4(sc, in ti_chipinit()
3459 media = CSR_READ_4(sc, TI_GCR_GLINK_STAT); in ti_ifmedia_sts()
[all …]
/freebsd-14.2/sys/dev/iwi/
H A Dif_iwi.c258 return CSR_READ_4(sc, IWI_CSR_INDIRECT_DATA); in MEM_READ_4()
1570 hw = CSR_READ_4(sc, IWI_CSR_RX_RIDX); in iwi_rx_intr()
1612 hw = CSR_READ_4(sc, txq->csr_ridx); in iwi_tx_intr()
2091 tmp = CSR_READ_4(sc, IWI_CSR_RST); in iwi_stop_master()
2105 tmp = CSR_READ_4(sc, IWI_CSR_CTL); in iwi_reset()
2122 tmp = CSR_READ_4(sc, IWI_CSR_RST); in iwi_reset()
2127 tmp = CSR_READ_4(sc, IWI_CSR_CTL); in iwi_reset()
2360 tmp = CSR_READ_4(sc, IWI_CSR_RST); in iwi_load_ucode()
2460 sentinel = CSR_READ_4(sc, IWI_CSR_AUTOINC_ADDR); in iwi_load_firmware()
2463 tmp = CSR_READ_4(sc, IWI_CSR_RST); in iwi_load_firmware()
[all …]

123