Home
last modified time | relevance | path

Searched refs:isEntryFunction (Results 1 – 25 of 77) sorted by relevance

1234

/llvm-project-15.0.7/llvm/test/CodeGen/AMDGPU/
H A Dscalar-store-cache-flush.mir57 isEntryFunction: true
75 isEntryFunction: true
95 isEntryFunction: true
110 isEntryFunction: true
131 isEntryFunction: true
160 isEntryFunction: true
181 isEntryFunction: true
H A Dfold-fi-mubuf.mir14 isEntryFunction: true
47 isEntryFunction: true
79 isEntryFunction: true
112 isEntryFunction: true
145 isEntryFunction: false
179 isEntryFunction: false
212 isEntryFunction: false
244 isEntryFunction: false
276 isEntryFunction: false
H A Dfold-operands-remove-m0-redef.mir26 isEntryFunction: true
52 isEntryFunction: true
79 isEntryFunction: true
108 isEntryFunction: true
139 isEntryFunction: true
170 isEntryFunction: true
196 isEntryFunction: true
223 isEntryFunction: true
250 isEntryFunction: true
281 isEntryFunction: true
[all …]
H A Dfold-reload-into-exec.mir11 isEntryFunction: true
37 isEntryFunction: true
63 isEntryFunction: true
95 isEntryFunction: true
119 isEntryFunction: true
143 isEntryFunction: true
H A Dwaitcnt.mir189 isEntryFunction: true
211 isEntryFunction: true
234 isEntryFunction: true
260 isEntryFunction: true
284 isEntryFunction: true
312 isEntryFunction: true
331 isEntryFunction: true
H A Dfastregalloc-self-loop-heuristic.mir8 isEntryFunction: true
47 isEntryFunction: true
93 isEntryFunction: true
133 isEntryFunction: true
173 isEntryFunction: true
H A Dmerge-load-store-physreg.mir16 isEntryFunction: true
42 isEntryFunction: true
H A Dsgpr-spill-partially-undef.mir10 isEntryFunction: true
35 isEntryFunction: true
H A Dwaitcnt-agpr.mir187 isEntryFunction: true
202 isEntryFunction: true
231 isEntryFunction: true
260 isEntryFunction: true
286 isEntryFunction: true
314 isEntryFunction: true
H A Dswdev282079.mir11 isEntryFunction: true
43 isEntryFunction: true
76 isEntryFunction: true
H A Dfast-ra-kills-vcc.mir10 isEntryFunction: true
39 isEntryFunction: true
H A Dfold-reload-into-m0.mir11 isEntryFunction: true
42 isEntryFunction: true
H A Dsubreg-undef-def-with-other-subreg-defs.mir17 isEntryFunction: true
58 isEntryFunction: true
H A Dwaitcnt-vscnt.mir9 isEntryFunction: true
H A Dcollapse-endcf.mir9 isEntryFunction: true
64 isEntryFunction: true
120 isEntryFunction: true
179 isEntryFunction: true
244 isEntryFunction: true
308 isEntryFunction: true
367 isEntryFunction: true
427 isEntryFunction: true
491 isEntryFunction: true
527 isEntryFunction: true
[all …]
H A Dframe-lowering-fp-adjusted.mir29 isEntryFunction: true
H A Dfastregalloc-illegal-subreg-physreg.mir11 isEntryFunction: true
/llvm-project-15.0.7/llvm/test/CodeGen/AMDGPU/GlobalISel/
H A Dinst-select-store-private.mir15 isEntryFunction: false
54 isEntryFunction: false
93 isEntryFunction: false
132 isEntryFunction: false
171 isEntryFunction: false
210 isEntryFunction: false
249 isEntryFunction: false
348 isEntryFunction: true
386 isEntryFunction: true
424 isEntryFunction: true
[all …]
/llvm-project-15.0.7/llvm/test/CodeGen/MIR/AMDGPU/
H A Dparse-order-reserved-regs.mir12 # CHECK: isEntryFunction: true
19 isEntryFunction: true
H A Dmachine-function-info-no-ir.mir13 # FULL-NEXT: isEntryFunction: true
56 # SIMPLE-NEXT: isEntryFunction: true
85 isEntryFunction: true
113 # FULL-NEXT: isEntryFunction: false
182 # FULL-NEXT: isEntryFunction: false
252 # FULL-NEXT: isEntryFunction: true
290 # SIMPLE-NEXT: isEntryFunction: true
309 isEntryFunction: true
H A Dmachine-function-info.ll16 ; CHECK-NEXT: isEntryFunction: true
59 ; CHECK-NEXT: isEntryFunction: true
103 ; CHECK-NEXT: isEntryFunction: false
149 ; CHECK-NEXT: isEntryFunction: false
/llvm-project-15.0.7/llvm/lib/Target/AMDGPU/
H A DSIMachineFunctionInfo.cpp82 if (!isEntryFunction()) { in SIMachineFunctionInfo()
159 if (ST.hasFlatAddressSpace() && isEntryFunction() && in SIMachineFunctionInfo()
166 if (isEntryFunction()) { in SIMachineFunctionInfo()
347 if (!isEntryFunction()) { in allocateSGPRSpillToVGPR()
491 if (isEntryFunction()) { in getScavengeFI()
600 DynLDSAlign(MFI.getDynLDSAlign()), IsEntryFunction(MFI.isEntryFunction()), in SIMachineFunctionInfo()
H A DAMDGPUMachineFunction.h87 bool isEntryFunction() const { in isEntryFunction() function
H A DSIFrameLowering.cpp356 assert(MFI->isEntryFunction()); in getEntryFunctionReservedScratchRsrcReg()
426 assert(MFI->isEntryFunction()); in emitEntryFunctionPrologue()
747 if (FuncInfo->isEntryFunction()) { in emitPrologue()
962 if (FuncInfo->isEntryFunction()) in emitEpilogue()
1116 if (!FuncInfo->isEntryFunction()) { in processFunctionBeforeFrameFinalized()
1247 if (MFI->isEntryFunction()) in determineCalleeSaves()
1306 if (MFI->isEntryFunction()) in determineCalleeSavesSGPR()
1339 if (!MFI->isEntryFunction() && in determineCalleeSavesSGPR()
1467 !MF.getInfo<SIMachineFunctionInfo>()->isEntryFunction()) { in hasFP()
1490 assert(MF.getInfo<SIMachineFunctionInfo>()->isEntryFunction() && in requiresStackPointerReference()
/llvm-project-15.0.7/llvm/test/tools/llvm-reduce/mir/
H A Dpreserve-machine-function-info-amdgpu.mir22 # RESULT-NEXT: isEntryFunction: true
76 isEntryFunction: true

1234