| /llvm-project-15.0.7/llvm/lib/CodeGen/GlobalISel/ |
| H A D | InstructionSelector.cpp | 38 bool InstructionSelector::isBaseWithConstantOffset( in isBaseWithConstantOffset() function in InstructionSelector
|
| /llvm-project-15.0.7/llvm/lib/Target/BPF/ |
| H A D | BPFISelDAGToDAG.cpp | 114 if (CurDAG->isBaseWithConstantOffset(Addr)) { in SelectAddr() 138 if (!CurDAG->isBaseWithConstantOffset(Addr)) in SelectFIAddr()
|
| /llvm-project-15.0.7/llvm/lib/Target/AMDGPU/ |
| H A D | AMDGPUISelDAGToDAG.cpp | 745 if (Lo.getOpcode() == ISD::OR && DAG.isBaseWithConstantOffset(Lo)) { in getBaseWithOffsetUsingSplitOR() 769 if (CurDAG->isBaseWithConstantOffset(Addr)) { in isBaseWithConstantOffset64() 1070 if (CurDAG->isBaseWithConstantOffset(Addr)) { in SelectDS1Addr1Offset() 1174 if (CurDAG->isBaseWithConstantOffset(Addr)) { in SelectDSReadWrite2() 1267 if (CurDAG->isBaseWithConstantOffset(Addr)) { in SelectMUBUF() 1403 if (CurDAG->isBaseWithConstantOffset(Addr)) { in SelectMUBUFScratchOffen() 1777 if (CurDAG->isBaseWithConstantOffset(Addr)) { in SelectScratchSAddr() 1989 if (CurDAG->isBaseWithConstantOffset(Addr) || in SelectSMRDBaseOffset() 2082 if (CurDAG->isBaseWithConstantOffset(Index)) { in SelectMOVRELOffset() 2356 if (CurDAG->isBaseWithConstantOffset(Ptr)) { in SelectDSAppendConsume() [all …]
|
| H A D | SIISelLowering.cpp | 8410 else if (DAG.isBaseWithConstantOffset(N0)) { in splitBufferOffsets() 8466 if (DAG.isBaseWithConstantOffset(CombinedOffset)) { in setBufferOffsets() 10810 if (DAG.isBaseWithConstantOffset(SDValue(N, 0))) in reassociateScalarOps() 12965 return (DAG.isBaseWithConstantOffset(N0) && in isReassocProfitable()
|
| /llvm-project-15.0.7/llvm/include/llvm/CodeGen/GlobalISel/ |
| H A D | InstructionSelector.h | 563 bool isBaseWithConstantOffset(const MachineOperand &Root,
|
| /llvm-project-15.0.7/llvm/lib/Target/ARC/ |
| H A D | ARCISelDAGToDAG.cpp | 92 !CurDAG->isBaseWithConstantOffset(Addr)) { in SelectAddrModeS9()
|
| /llvm-project-15.0.7/llvm/lib/Target/Mips/ |
| H A D | Mips16ISelDAGToDAG.cpp | 123 if (CurDAG->isBaseWithConstantOffset(Addr)) { in selectAddr()
|
| H A D | MipsSEISelDAGToDAG.cpp | 284 if (CurDAG->isBaseWithConstantOffset(Addr)) { in selectAddrFrameIndexOffset()
|
| /llvm-project-15.0.7/llvm/docs/GlobalISel/ |
| H A D | InstructionSelect.rst | 88 * isBaseWithConstantOffset() - Check for base+offset structures
|
| /llvm-project-15.0.7/llvm/lib/Target/VE/ |
| H A D | VEISelDAGToDAG.cpp | 313 if (CurDAG->isBaseWithConstantOffset(Addr)) { in matchADDRri()
|
| /llvm-project-15.0.7/llvm/lib/Target/ARM/ |
| H A D | ARMISelDAGToDAG.cpp | 667 !CurDAG->isBaseWithConstantOffset(N)) { in SelectAddrModeImm12() 741 !CurDAG->isBaseWithConstantOffset(N)) in SelectLdStSOReg() 914 if (!CurDAG->isBaseWithConstantOffset(N)) { in SelectAddrMode3() 980 if (!CurDAG->isBaseWithConstantOffset(N)) { in IsAddressingMode5() 1154 if (!CurDAG->isBaseWithConstantOffset(N)) { in SelectThumbAddrModeImm5S() 1216 if (!CurDAG->isBaseWithConstantOffset(N)) in SelectThumbAddrModeSP() 1250 if (N.getOpcode() == ISD::SUB || CurDAG->isBaseWithConstantOffset(N)) { in SelectTAddrModeImm7() 1281 !CurDAG->isBaseWithConstantOffset(N)) { in SelectT2AddrModeImm12() 1362 !CurDAG->isBaseWithConstantOffset(N)) in SelectT2AddrModeImm8() 1485 if (N.getOpcode() != ISD::ADD && !CurDAG->isBaseWithConstantOffset(N)) in SelectT2AddrModeSoReg() [all …]
|
| /llvm-project-15.0.7/llvm/lib/Target/AVR/ |
| H A D | AVRISelDAGToDAG.cpp | 80 !CurDAG->isBaseWithConstantOffset(N)) { in SelectAddr()
|
| /llvm-project-15.0.7/llvm/lib/Target/RISCV/ |
| H A D | RISCVISelDAGToDAG.cpp | 1768 if (!CurDAG->isBaseWithConstantOffset(Addr)) in SelectFrameAddrRegImm() 1870 if (CurDAG->isBaseWithConstantOffset(Addr)) { in SelectAddrRegImm()
|
| /llvm-project-15.0.7/llvm/lib/Target/SystemZ/ |
| H A D | SystemZISelDAGToDAG.cpp | 465 if (Opcode == ISD::ADD || CurDAG->isBaseWithConstantOffset(N)) { in expandAddress()
|
| /llvm-project-15.0.7/llvm/lib/Target/AArch64/ |
| H A D | AArch64ISelDAGToDAG.cpp | 961 if (CurDAG->isBaseWithConstantOffset(N)) { in SelectAddrModeIndexedBitWidth() 1033 if (CurDAG->isBaseWithConstantOffset(N)) { in SelectAddrModeIndexed() 1071 if (!CurDAG->isBaseWithConstantOffset(N)) in SelectAddrModeUnscaled()
|
| H A D | AArch64ISelLowering.cpp | 17055 if (DAG.isBaseWithConstantOffset(St.getBasePtr())) { in replaceZeroVectorStore()
|
| /llvm-project-15.0.7/llvm/include/llvm/CodeGen/ |
| H A D | SelectionDAG.h | 1989 bool isBaseWithConstantOffset(SDValue Op) const;
|
| /llvm-project-15.0.7/llvm/lib/Target/XCore/ |
| H A D | XCoreISelLowering.cpp | 427 if (DAG.isBaseWithConstantOffset(BasePtr) && in LowerLOAD()
|
| /llvm-project-15.0.7/llvm/lib/Target/AArch64/GISel/ |
| H A D | AArch64InstructionSelector.cpp | 6375 if (!isBaseWithConstantOffset(Root, MRI)) in selectAddrModeUnscaled() 6467 if (isBaseWithConstantOffset(Root, MRI)) { in selectAddrModeIndexed()
|
| /llvm-project-15.0.7/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | SelectionDAG.cpp | 4581 bool SelectionDAG::isBaseWithConstantOffset(SDValue Op) const { in isBaseWithConstantOffset() function in SelectionDAG 11258 } else if (isBaseWithConstantOffset(Ptr) && in InferPtrAlign()
|
| /llvm-project-15.0.7/llvm/lib/Target/X86/ |
| H A D | X86ISelDAGToDAG.cpp | 2267 if (CurDAG->isBaseWithConstantOffset(ShVal)) { in matchAddressRecursively()
|
| H A D | X86ISelLowering.cpp | 9094 } else if (DAG.isBaseWithConstantOffset(Ptr) && in LowerAsSplatVectorLoad()
|
| /llvm-project-15.0.7/llvm/lib/Target/PowerPC/ |
| H A D | PPCISelLowering.cpp | 13144 if (DAG.isBaseWithConstantOffset(Loc)) { in getBaseWithConstantOffset()
|