Home
last modified time | relevance | path

Searched refs:getRegisters (Results 1 – 11 of 11) sorted by relevance

/llvm-project-15.0.7/openmp/tools/analyzer/
H A Danalyzer.py18 def getRegisters(usages): function
37 …info["Usage"] = {"Registers" : getRegisters(usages), "Shared" : getSharedMem(usages), "Kernel" : g…
/llvm-project-15.0.7/llvm/lib/Target/AMDGPU/Utils/
H A DAMDGPUPALMetadata.cpp162 auto Regs = getRegisters(); in getRegister()
181 auto &N = getRegisters()[MsgPackDoc.getNode(Reg)]; in setRegister()
674 auto Regs = getRegisters(); in toString()
725 auto Registers = getRegisters(); in toLegacyBlob()
784 msgpack::MapDocNode AMDGPUPALMetadata::getRegisters() { in getRegisters() function in AMDGPUPALMetadata
H A DAMDGPUPALMetadata.h143 msgpack::MapDocNode getRegisters();
/llvm-project-15.0.7/llvm/lib/Target/AMDGPU/
H A DAMDGPUResourceUsageAnalysis.cpp182 for (MCPhysReg Reg : reverse(AMDGPU::VGPR_32RegClass.getRegisters())) { in analyzeResourceUsage()
191 for (MCPhysReg Reg : reverse(AMDGPU::AGPR_32RegClass.getRegisters())) { in analyzeResourceUsage()
203 for (MCPhysReg Reg : reverse(AMDGPU::SGPR_32RegClass.getRegisters())) { in analyzeResourceUsage()
H A DSIMachineFunctionInfo.cpp391 auto Regs = RC.getRegisters(); in allocateVGPRSpillToAGPR()
/llvm-project-15.0.7/llvm/utils/TableGen/
H A DRegisterInfoEmitter.cpp104 const auto &Registers = Bank.getRegisters(); in runEnums()
880 const auto &Regs = RegBank.getRegisters(); in runMCDesc()
1456 const auto &Regs = RegBank.getRegisters(); in runTargetDesc()
1772 for (const CodeGenRegister &R : RegBank.getRegisters()) { in debugDump()
H A DCodeGenRegisters.h675 const std::deque<CodeGenRegister> &getRegisters() const { in getRegisters() function
H A DAsmMatcherEmitter.cpp1222 const auto &Registers = Target.getRegBank().getRegisters(); in buildRegisterClasses()
2604 const auto &Regs = Target.getRegBank().getRegisters(); in emitMatchRegisterName()
2629 const auto &Regs = Target.getRegBank().getRegisters(); in emitMatchRegisterAltName()
H A DAsmWriterEmitter.cpp610 const auto &Registers = Target.getRegBank().getRegisters(); in EmitGetRegisterName()
H A DCodeGenRegisters.cpp1647 const auto &Registers = RegBank.getRegisters(); in computeUberSets()
/llvm-project-15.0.7/llvm/include/llvm/CodeGen/
H A DTargetRegisterInfo.h83 getRegisters() const { in getRegisters() function