| /llvm-project-15.0.7/llvm/unittests/CodeGen/ |
| H A D | SelectionDAGAddressAnalysisTest.cpp | 110 SDValue Index = DAG->getMemBasePlusOffset(FIPtr, Offset, Loc); in TEST_F() 133 SDValue Index = DAG->getMemBasePlusOffset(FIPtr, Offset, Loc); in TEST_F() 162 SDValue Index0 = DAG->getMemBasePlusOffset(FIPtr, Offset0, Loc); in TEST_F() 163 SDValue Index1 = DAG->getMemBasePlusOffset(FIPtr, Offset1, Loc); in TEST_F() 193 SDValue Index1 = DAG->getMemBasePlusOffset(FIPtr, Offset1, Loc); in TEST_F() 220 SDValue Index = DAG->getMemBasePlusOffset(FIPtr, Offset, Loc); in TEST_F() 287 SDValue Index0 = DAG->getMemBasePlusOffset(FIPtr, Offset0, Loc); in TEST_F() 288 SDValue Index1 = DAG->getMemBasePlusOffset(FIPtr, Offset1, Loc); in TEST_F() 328 SDValue Index0 = DAG->getMemBasePlusOffset(FIPtr, Offset0, Loc); in TEST_F() 329 SDValue Index1 = DAG->getMemBasePlusOffset(FIPtr, Offset1, Loc); in TEST_F() [all …]
|
| /llvm-project-15.0.7/llvm/lib/Target/AArch64/ |
| H A D | AArch64SelectionDAGInfo.cpp | 145 DAG.getMemBasePlusOffset(Ptr, TypeSize::Fixed(OffsetScaled * 16), dl); in EmitUnrolledSetTag() 158 DAG.getMemBasePlusOffset(Ptr, TypeSize::Fixed(OffsetScaled * 16), dl); in EmitUnrolledSetTag()
|
| /llvm-project-15.0.7/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | LegalizeTypesGeneric.cpp | 179 DAG.getMemBasePlusOffset(StackPtr, TypeSize::Fixed(IncrementSize), dl); in ExpandRes_BITCAST() 270 Ptr = DAG.getMemBasePlusOffset(Ptr, TypeSize::Fixed(IncrementSize), dl); in ExpandRes_NormalLoad()
|
| H A D | LegalizeDAG.cpp | 475 Ptr = DAG.getMemBasePlusOffset(Ptr, TypeSize::Fixed(4), dl); in OptimizeFloatStore() 584 Ptr = DAG.getMemBasePlusOffset(Ptr, TypeSize::Fixed(IncrementSize), dl); in LegalizeStoreOps() 797 Ptr = DAG.getMemBasePlusOffset(Ptr, TypeSize::Fixed(IncrementSize), dl); in LegalizeLoadOps() 825 Ptr = DAG.getMemBasePlusOffset(Ptr, TypeSize::Fixed(IncrementSize), dl); in LegalizeLoadOps() 1504 SDValue Idx = DAG.getMemBasePlusOffset(FIPtr, TypeSize::Fixed(Offset), dl); in ExpandVectorBuildThroughStack() 1566 DAG.getMemBasePlusOffset(StackPtr, TypeSize::Fixed(ByteOffset), DL); in getSignAsIntValue() 2362 SDValue HiPtr = DAG.getMemBasePlusOffset(StackSlot, TypeSize::Fixed(4), dl); in ExpandLegalINT_TO_FP()
|
| H A D | SelectionDAG.cpp | 6669 SDValue SelectionDAG::getMemBasePlusOffset(SDValue Base, TypeSize Offset, in getMemBasePlusOffset() function in SelectionDAG 6682 return getMemBasePlusOffset(Base, Index, DL, Flags); in getMemBasePlusOffset() 6685 SDValue SelectionDAG::getMemBasePlusOffset(SDValue Ptr, SDValue Offset, in getMemBasePlusOffset() function in SelectionDAG 6861 DAG.getMemBasePlusOffset(Dst, TypeSize::Fixed(DstOff), dl), in getMemcpyLoadsAndStores() 6886 DAG.getMemBasePlusOffset(Src, TypeSize::Fixed(SrcOff), dl), in getMemcpyLoadsAndStores() 6893 DAG.getMemBasePlusOffset(Dst, TypeSize::Fixed(DstOff), dl), in getMemcpyLoadsAndStores() 7021 DAG.getMemBasePlusOffset(Src, TypeSize::Fixed(SrcOff), dl), in getMemmoveLoadsAndStores() 7036 DAG.getMemBasePlusOffset(Dst, TypeSize::Fixed(DstOff), dl), in getMemmoveLoadsAndStores() 7144 DAG.getMemBasePlusOffset(Dst, TypeSize::Fixed(DstOff), dl), in getMemsetStores()
|
| H A D | DAGCombiner.cpp | 9768 SDValue NewPtr = DAG.getMemBasePlusOffset( in visitFunnelShift() 11561 BasePtr = DAG.getMemBasePlusOffset(BasePtr, TypeSize::Fixed(Stride), DL); in CombineExtLoad() 12923 SDValue NewPtr = DAG.getMemBasePlusOffset(LN0->getBasePtr(), in reduceLoadWidth() 17575 Ptr = DAG.getMemBasePlusOffset(Ptr, TypeSize::Fixed(StOffset), DL); in ShrinkLoadReplaceStoreWithStore() 17701 DAG.getMemBasePlusOffset(Ptr, TypeSize::Fixed(PtrOff), SDLoc(LD)); in ReduceLoadOpStoreWidth() 18983 Ptr = DAG.getMemBasePlusOffset(Ptr, TypeSize::Fixed(4), DL); in replaceStoreOfFPConstant() 19350 Ptr = DAG.getMemBasePlusOffset(Ptr, TypeSize::Fixed(HalfValBitSize / 8), DL); in splitMergedValStore() 21509 SDValue NewAddr = DAG.getMemBasePlusOffset(Ld->getBasePtr(), Offset, DL); in narrowExtractedVectorLoad()
|
| H A D | LegalizeIntegerTypes.cpp | 3577 Ptr = DAG.getMemBasePlusOffset(Ptr, TypeSize::Fixed(IncrementSize), dl); in ExpandIntRes_LOAD() 3601 Ptr = DAG.getMemBasePlusOffset(Ptr, TypeSize::Fixed(IncrementSize), dl); in ExpandIntRes_LOAD()
|
| H A D | TargetLowering.cpp | 4345 DAG.getMemBasePlusOffset(Ptr, TypeSize::Fixed(bestOffset), dl); in SimplifySetCC() 8751 return DAG.getMemBasePlusOffset(VecPtr, Index, dl); in getVectorSubVecPointer()
|
| H A D | SelectionDAGBuilder.cpp | 4286 DAG.getMemBasePlusOffset(Ptr, TypeSize::Fixed(Offsets[i]), dl, Flags); in visitStore() 6995 SDValue Add = DAG.getMemBasePlusOffset(FPVal, OffsetVal, sdl); in visitIntrinsicCall()
|
| /llvm-project-15.0.7/llvm/include/llvm/CodeGen/ |
| H A D | SelectionDAG.h | 918 SDValue getMemBasePlusOffset(SDValue Base, TypeSize Offset, const SDLoc &DL, 920 SDValue getMemBasePlusOffset(SDValue Base, SDValue Offset, const SDLoc &DL, 929 return getMemBasePlusOffset(Ptr, Offset, SL, Flags); 937 return getMemBasePlusOffset(Ptr, Offset, SL, Flags);
|
| /llvm-project-15.0.7/llvm/lib/Target/Hexagon/ |
| H A D | HexagonISelLowering.cpp | 3071 DAG.getMemBasePlusOffset(BaseNoOff, TypeSize::Fixed(BO.second), dl); in LowerUnalignedLoad() 3072 SDValue Base1 = DAG.getMemBasePlusOffset( in LowerUnalignedLoad()
|
| H A D | HexagonISelLoweringHVX.cpp | 2145 SDValue Base1 = DAG.getMemBasePlusOffset(Base0, TypeSize::Fixed(HwLen), dl); in SplitHvxMemOp()
|
| /llvm-project-15.0.7/llvm/lib/Target/RISCV/ |
| H A D | RISCVISelDAGToDAG.cpp | 98 CurDAG->getMemBasePlusOffset(StackSlot, TypeSize::Fixed(4), DL); in PreprocessISelDAG()
|
| H A D | RISCVISelLowering.cpp | 2636 SDValue NewAddr = DAG.getMemBasePlusOffset(Ld->getBasePtr(), in lowerVECTOR_SHUFFLE()
|
| /llvm-project-15.0.7/llvm/lib/Target/X86/ |
| H A D | X86ISelLowering.cpp | 8700 DAG.getMemBasePlusOffset(Mem->getBasePtr(), TypeSize::Fixed(Offset), DL); in getBROADCAST_LOAD() 14558 DAG.getMemBasePlusOffset(BaseAddr, TypeSize::Fixed(Offset), DL); in lowerShuffleAsBroadcast() 21560 DAG.getMemBasePlusOffset(StackSlot, TypeSize::Fixed(4), dl); in LowerUINT_TO_FP() 25603 DAG.getMemBasePlusOffset(Ptr0, TypeSize::Fixed(HalfOffset), DL); in splitVectorStore() 25638 SDValue Ptr = DAG.getMemBasePlusOffset(Store->getBasePtr(), in scalarizeVectorStore() 26038 FIN = DAG.getMemBasePlusOffset(FIN, TypeSize::Fixed(4), DL); in LowerVASTART() 40021 SDValue Ptr = DAG.getMemBasePlusOffset(LN->getBasePtr(), in combineTargetShuffle() 48988 DAG.getMemBasePlusOffset(Ptr1, TypeSize::Fixed(HalfOffset), dl); in combineLoad() 49115 Addr = DAG.getMemBasePlusOffset(Addr, TypeSize::Fixed(Offset), in getParamsForOneTrueMaskedElt() 49409 SDValue Ptr1 = DAG.getMemBasePlusOffset(Ptr0, TypeSize::Fixed(4), dl); in combineStore()
|