Home
last modified time | relevance | path

Searched refs:getMatchingSuperRegClass (Results 1 – 15 of 15) sorted by relevance

/llvm-project-15.0.7/llvm/lib/Target/X86/
H A DX86RegisterInfo.h61 getMatchingSuperRegClass(const TargetRegisterClass *A,
H A DX86RegisterInfo.cpp97 X86RegisterInfo::getMatchingSuperRegClass(const TargetRegisterClass *A, in getMatchingSuperRegClass() function in X86RegisterInfo
106 return X86GenRegisterInfo::getMatchingSuperRegClass(A, B, SubIdx); in getMatchingSuperRegClass()
/llvm-project-15.0.7/llvm/lib/CodeGen/
H A DDetectDeadLanes.cpp181 return !TRI.getMatchingSuperRegClass(SrcRC, DstRC, SrcSubIdx); in isCrossCopy()
183 return !TRI.getMatchingSuperRegClass(DstRC, SrcRC, DstSubIdx); in isCrossCopy()
H A DTargetRegisterInfo.cpp303 TargetRegisterInfo::getMatchingSuperRegClass(const TargetRegisterClass *A, in getMatchingSuperRegClass() function in TargetRegisterInfo
407 return TRI.getMatchingSuperRegClass(SrcRC, DefRC, SrcSubReg) != nullptr; in shareSameRegisterFile()
H A DMachineCombiner.cpp179 return TRI->getMatchingSuperRegClass(SrcRC, DstRC, SrcSub) != nullptr; in isTransientMI()
H A DTailDuplicator.cpp417 ConstrRC = TRI->getMatchingSuperRegClass(MappedRC, OrigRC, in duplicateInstruction()
H A DRegisterCoalescer.cpp513 NewRC = TRI.getMatchingSuperRegClass(DstRC, SrcRC, DstSub); in setRegisters()
517 NewRC = TRI.getMatchingSuperRegClass(SrcRC, DstRC, SrcSub); in setRegisters()
1430 NewRC = TRI->getMatchingSuperRegClass(NewRC, DefRC, NewIdx); in reMaterializeTrivialDef()
H A DTwoAddressInstructionPass.cpp1505 assert(TRI->getMatchingSuperRegClass(RC, MRI->getRegClass(RegA), in processTiedPairs()
H A DMachineInstr.cpp911 CurRC = TRI->getMatchingSuperRegClass(CurRC, OpRC, SubIdx); in getRegClassConstraintEffect()
H A DMachineVerifier.cpp2149 DRC = TRI->getMatchingSuperRegClass(SuperRC, DRC, SubIdx); in visitMachineOperand()
/llvm-project-15.0.7/llvm/include/llvm/CodeGen/
H A DTargetRegisterInfo.h599 getMatchingSuperRegClass(const TargetRegisterClass *A,
/llvm-project-15.0.7/llvm/lib/Target/AMDGPU/
H A DSIInstrInfo.h1194 return RC == TRI->getMatchingSuperRegClass(RC, &TRC, P.SubReg); in isOfRegClass()
H A DSIRegisterInfo.cpp2733 getMatchingSuperRegClass(SuperRC, SubRC, SubIdx); in getCompatibleSubRegClass()
H A DSIInstrInfo.cpp4958 DRC = RI.getMatchingSuperRegClass(SuperRC, DRC, MO.getSubReg()); in isLegalRegOperand()
/llvm-project-15.0.7/llvm/lib/CodeGen/SelectionDAG/
H A DInstrEmitter.cpp658 TRI->getMatchingSuperRegClass(RC, TRC, SubIdx); in EmitRegSequence()