Searched refs:getConstrainedRegClassForOperand (Results 1 – 5 of 5) sorted by relevance
| /llvm-project-15.0.7/llvm/lib/Target/AMDGPU/ |
| H A D | SIRegisterInfo.h | 328 getConstrainedRegClassForOperand(const MachineOperand &MO,
|
| H A D | AMDGPUInstructionSelector.cpp | 109 = TRI.getConstrainedRegClassForOperand(Dst, *MRI); in constrainCopyLikeIntrin()
111 = TRI.getConstrainedRegClassForOperand(Src, *MRI); in constrainCopyLikeIntrin()
132 = TRI.getConstrainedRegClassForOperand(Dst, *MRI); in selectCOPY()
144 = TRI.getConstrainedRegClassForOperand(Src, *MRI); in selectCOPY()
177 TRI.getConstrainedRegClassForOperand(Dst, *MRI); in selectCOPY()
189 TRI.getConstrainedRegClassForOperand(MO, *MRI); in selectCOPY()
500 TRI.getConstrainedRegClassForOperand(I.getOperand(0), *MRI); in selectG_EXTRACT()
552 = TRI.getConstrainedRegClassForOperand(Src, *MRI); in selectG_MERGE_VALUES()
600 TRI.getConstrainedRegClassForOperand(Dst, *MRI); in selectG_UNMERGE_VALUES()
1270 = TRI.getConstrainedRegClassForOperand(Dst, *MRI); in selectReturnAddress()
[all …]
|
| H A D | SIRegisterInfo.cpp | 2920 SIRegisterInfo::getConstrainedRegClassForOperand(const MachineOperand &MO, in getConstrainedRegClassForOperand() function in SIRegisterInfo
|
| /llvm-project-15.0.7/llvm/include/llvm/CodeGen/ |
| H A D | TargetRegisterInfo.h | 1105 getConstrainedRegClassForOperand(const MachineOperand &MO, in getConstrainedRegClassForOperand() function
|
| /llvm-project-15.0.7/llvm/lib/CodeGen/GlobalISel/ |
| H A D | Utils.cpp | 124 OpRC, TRI.getConstrainedRegClassForOperand(RegMO, MRI))) in constrainOperandRegClass()
|