| /llvm-project-15.0.7/llvm/lib/Target/AMDGPU/ |
| H A D | GCNCreateVOPD.cpp | 106 VOPDInst.copyImplicitOps(*FirstMI); in doReplace()
107 VOPDInst.copyImplicitOps(*SecondMI); in doReplace()
|
| H A D | SIShrinkInstructions.cpp | 686 MIB->copyImplicitOps(*MBB.getParent(), *MovX); in matchSwap()
|
| H A D | SIInstrInfo.cpp | 2161 MIB.copyImplicitOps(MI); in expandPostRAPseudo()
|
| /llvm-project-15.0.7/llvm/lib/Target/AArch64/ |
| H A D | AArch64LowerHomogeneousPrologEpilog.cpp | 455 .copyImplicitOps(MI) in lowerEpilog()
456 .copyImplicitOps(*Return); in lowerEpilog()
467 .copyImplicitOps(MI); in lowerEpilog()
537 .copyImplicitOps(MI) in lowerProlog()
549 .copyImplicitOps(MI); in lowerProlog()
|
| H A D | AArch64SLSHardening.cpp | 366 BL->copyImplicitOps(MF, BLR); in ConvertBLRToBL()
|
| H A D | AArch64FrameLowering.cpp | 1870 .copyImplicitOps(*MBBI); in InsertReturnAddressAuth()
|
| H A D | AArch64InstrInfo.cpp | 7750 .copyImplicitOps(*MBBAUT); in signOutlinedFunction()
|
| /llvm-project-15.0.7/llvm/include/llvm/CodeGen/ |
| H A D | MachineInstrBuilder.h | 315 copyImplicitOps(const MachineInstr &OtherMI) const { in copyImplicitOps() function
316 MI->copyImplicitOps(*MF, OtherMI); in copyImplicitOps()
|
| H A D | MachineInstr.h | 1656 void copyImplicitOps(MachineFunction &MF, const MachineInstr &MI);
|
| /llvm-project-15.0.7/llvm/lib/Target/M68k/ |
| H A D | M68kInstrInfo.cpp | 538 .copyImplicitOps(*MIB); in ExpandMOVEM()
545 .copyImplicitOps(*MIB); in ExpandMOVEM()
|
| H A D | M68kExpandPseudo.cpp | 238 NewMI.copyImplicitOps(*MBBI->getParent()->getParent(), *MBBI); in ExpandMI()
|
| /llvm-project-15.0.7/llvm/lib/Target/ARM/ |
| H A D | ARMSLSHardening.cpp | 328 BL->copyImplicitOps(MF, IndirectCall); in ConvertIndirectCallToIndirectJump()
|
| H A D | Thumb1FrameLowering.cpp | 1077 MIB.copyImplicitOps(*MI); in popRegsFromStack()
|
| H A D | ARMLoadStoreOptimizer.cpp | 2063 PrevMI.copyImplicitOps(*MBB.getParent(), *MBBI); in MergeReturnIntoLDM()
2099 .copyImplicitOps(*MBBI); in CombineMovBx()
|
| H A D | ARMFrameLowering.cpp | 1653 MIB.copyImplicitOps(*MI); in emitPopInst()
|
| /llvm-project-15.0.7/llvm/lib/Target/Lanai/ |
| H A D | LanaiInstrInfo.cpp | 525 NewMI.copyImplicitOps(MI); in optimizeSelect()
|
| /llvm-project-15.0.7/llvm/lib/Target/X86/ |
| H A D | X86ExpandPseudo.cpp | 358 NewMI.copyImplicitOps(*MBBI->getParent()->getParent(), *MBBI); in ExpandMI()
|
| H A D | X86InstrInfo.cpp | 2975 MIB.copyImplicitOps(TailCall); // Regmask and (imp-used) parameters. in replaceBranchWithTailCall()
|
| /llvm-project-15.0.7/llvm/lib/Target/Mips/ |
| H A D | MipsInstrInfo.cpp | 765 MIB.copyImplicitOps(*I); in genInstrWithNewOpc()
|
| /llvm-project-15.0.7/llvm/lib/Target/RISCV/ |
| H A D | RISCVFrameLowering.cpp | 1222 NewMI->copyImplicitOps(*MF, *MI); in restoreCalleeSavedRegisters()
|
| H A D | RISCVInstrInfo.cpp | 1797 MIB.copyImplicitOps(MI); in convertToThreeAddress()
|
| /llvm-project-15.0.7/llvm/lib/Target/Hexagon/ |
| H A D | HexagonFrameLowering.cpp | 858 NewI->copyImplicitOps(MF, *RetI); in insertEpilogueInBlock()
1480 DeallocCall->copyImplicitOps(MF, *It); in insertCSRRestoresInBlock()
|
| H A D | HexagonInstrInfo.cpp | 1119 std::prev(MBBI)->copyImplicitOps(*MBB.getParent(), MI); in expandPostRAPseudo()
|
| /llvm-project-15.0.7/llvm/lib/CodeGen/ |
| H A D | MachineInstr.cpp | 1434 void MachineInstr::copyImplicitOps(MachineFunction &MF, in copyImplicitOps() function in MachineInstr
|