Home
last modified time | relevance | path

Searched refs:WriteMem (Results 1 – 8 of 8) sorted by relevance

/llvm-project-15.0.7/llvm/utils/TableGen/
H A DCodeGenIntrinsics.h97 WriteMem = MR_Mod | MR_Anywhere, enumerator
H A DIntrinsicEmitter.cpp831 case CodeGenIntrinsic::WriteMem: in EmitAttributes()
/llvm-project-15.0.7/llvm/test/TableGen/
H A Dintrin-properties.td15 // RUN: sed -e 's/<PROP>/WriteMem/;s/<ATTR>/WriteOnly/' < %s > %t; llvm-tblgen -gen-intrinsic-impl …
/llvm-project-15.0.7/llvm/lib/Transforms/Scalar/
H A DEarlyCSE.cpp687 Info.WriteMem = false; in ParseMemoryInst()
700 Info.WriteMem = true; in ParseMemoryInst()
719 return Info.WriteMem; in isStore()
802 return Info.WriteMem; in mayWriteToMemory()
/llvm-project-15.0.7/llvm/lib/Target/PowerPC/
H A DPPCTargetTransformInfo.cpp1354 Info.WriteMem = false; in getTgtMemIntrinsic()
1371 Info.WriteMem = true; in getTgtMemIntrinsic()
/llvm-project-15.0.7/llvm/lib/Target/AMDGPU/
H A DAMDGPUTargetTransformInfo.cpp504 Info.WriteMem = true; in getTgtMemIntrinsic()
/llvm-project-15.0.7/llvm/lib/Target/AArch64/
H A DAArch64TargetTransformInfo.cpp2520 Info.WriteMem = false; in getTgtMemIntrinsic()
2527 Info.WriteMem = true; in getTgtMemIntrinsic()
/llvm-project-15.0.7/llvm/include/llvm/Analysis/
H A DTargetTransformInfo.h84 bool WriteMem = false; member