Home
last modified time | relevance | path

Searched refs:ValueTypeByHwMode (Results 1 – 18 of 18) sorted by relevance

/llvm-project-15.0.7/llvm/utils/TableGen/
H A DInfoByHwMode.cpp31 ValueTypeByHwMode::ValueTypeByHwMode(Record *R, const CodeGenHwModes &CGH) { in ValueTypeByHwMode() function in ValueTypeByHwMode
40 ValueTypeByHwMode::ValueTypeByHwMode(Record *R, MVT T) : ValueTypeByHwMode(T) { in ValueTypeByHwMode() function in ValueTypeByHwMode
45 bool ValueTypeByHwMode::operator== (const ValueTypeByHwMode &T) const { in operator ==()
56 bool ValueTypeByHwMode::operator< (const ValueTypeByHwMode &T) const { in operator <()
62 MVT &ValueTypeByHwMode::getOrCreateTypeForMode(unsigned Mode, MVT Type) { in getOrCreateTypeForMode()
75 StringRef ValueTypeByHwMode::getMVTName(MVT T) { in getMVTName()
81 void ValueTypeByHwMode::writeToStream(raw_ostream &OS) const { in writeToStream()
101 void ValueTypeByHwMode::dump() const { in dump()
105 ValueTypeByHwMode llvm::getValueTypeByHwMode(Record *Rec, in getValueTypeByHwMode()
114 return ValueTypeByHwMode(Rec, CGH); in getValueTypeByHwMode()
[all …]
H A DInfoByHwMode.h118 struct ValueTypeByHwMode : public InfoByHwMode<MVT> { struct
119 ValueTypeByHwMode(Record *R, const CodeGenHwModes &CGH);
120 ValueTypeByHwMode(Record *R, MVT T);
121 ValueTypeByHwMode(MVT T) { Map.insert({DefaultMode,T}); } in ValueTypeByHwMode() function
122 ValueTypeByHwMode() = default;
124 bool operator== (const ValueTypeByHwMode &T) const;
125 bool operator< (const ValueTypeByHwMode &T) const;
143 ValueTypeByHwMode getValueTypeByHwMode(Record *Rec, argument
185 raw_ostream &operator<<(raw_ostream &OS, const ValueTypeByHwMode &T);
H A DCodeGenTarget.h54 mutable SmallVector<ValueTypeByHwMode, 8> LegalValueTypes;
112 getSuperRegForSubReg(const ValueTypeByHwMode &Ty, CodeGenRegBank &RegBank,
131 std::vector<ValueTypeByHwMode> getRegisterVTs(Record *R) const;
133 ArrayRef<ValueTypeByHwMode> getLegalValueTypes() const { in getLegalValueTypes()
H A DCodeGenDAGPatterns.h200 : TypeSetByHwMode(ValueTypeByHwMode(VT)) {} in TypeSetByHwMode()
201 TypeSetByHwMode(ValueTypeByHwMode VT) in TypeSetByHwMode()
202 : TypeSetByHwMode(ArrayRef<ValueTypeByHwMode>(&VT, 1)) {} in TypeSetByHwMode()
203 TypeSetByHwMode(ArrayRef<ValueTypeByHwMode> VTList);
210 ValueTypeByHwMode getValueTypeByHwMode() const;
239 bool insert(const ValueTypeByHwMode &VVT);
267 ValueTypeByHwMode getConcrete(const TypeSetByHwMode &VTS, in getConcrete()
314 const ValueTypeByHwMode &VVT);
415 ValueTypeByHwMode VVT;
702 ValueTypeByHwMode getType(unsigned ResNo) const { in getType()
[all …]
H A DCodeGenRegisters.h328 SmallVector<ValueTypeByHwMode, 4> VTs;
352 ArrayRef<ValueTypeByHwMode> getValueTypes() const { return VTs; } in getValueTypes()
354 bool hasType(const ValueTypeByHwMode &VT) const;
356 const ValueTypeByHwMode &getValueTypeNum(unsigned VTNum) const { in getValueTypeNum()
768 getMinimalPhysRegClass(Record *RegRecord, ValueTypeByHwMode *VT = nullptr);
H A DCodeGenTarget.cpp362 CodeGenTarget::getSuperRegForSubReg(const ValueTypeByHwMode &ValueTy, in getSuperRegForSubReg()
421 std::vector<ValueTypeByHwMode> CodeGenTarget::getRegisterVTs(Record *R) in getRegisterVTs()
424 std::vector<ValueTypeByHwMode> Result; in getRegisterVTs()
427 ArrayRef<ValueTypeByHwMode> InVTs = RC.getValueTypes(); in getRegisterVTs()
H A DDAGISelMatcherGen.cpp36 const ValueTypeByHwMode &VVT = RC.getValueTypeNum(0); in getRegisterValueType()
44 const ValueTypeByHwMode &T = RC.getValueTypeNum(0); in getRegisterValueType()
H A DCodeGenDAGPatterns.cpp74 OS << LS << ValueTypeByHwMode::getMVTName(T); in writeToStream()
84 TypeSetByHwMode::TypeSetByHwMode(ArrayRef<ValueTypeByHwMode> VTList) { in TypeSetByHwMode()
85 for (const ValueTypeByHwMode &VVT : VTList) { in TypeSetByHwMode()
101 ValueTypeByHwMode TypeSetByHwMode::getValueTypeByHwMode() const { in getValueTypeByHwMode()
104 ValueTypeByHwMode VVT; in getValueTypeByHwMode()
123 bool TypeSetByHwMode::insert(const ValueTypeByHwMode &VVT) { in insert()
648 const ValueTypeByHwMode &VVT) { in EnforceVectorEltTypeIs()
2497 ValueTypeByHwMode VVT = TP.getInfer().getConcrete(Types[0], false); in ApplyTypeConstraints()
2727 const ValueTypeByHwMode VVT = getValueTypeByHwMode(T, CGH); in ApplyTypeConstraints()
H A DCodeGenRegisters.cpp864 bool CodeGenRegisterClass::hasType(const ValueTypeByHwMode &VT) const { in hasType()
876 for (const ValueTypeByHwMode &OurVT : VTs) { in hasType()
2436 ValueTypeByHwMode *VT) { in getMinimalPhysRegClass()
H A DRegisterInfoEmitter.cpp1256 for (const ValueTypeByHwMode &VVT : RC.VTs) in runTargetDesc()
1306 for (const ValueTypeByHwMode &VVT : RC.VTs) in runTargetDesc()
H A DCodeGenInstruction.cpp459 const std::vector<ValueTypeByHwMode> &RegVTs = in HasOneImplicitDefWithKnownVT()
H A DFastISelEmitter.cpp173 ValueTypeByHwMode VVT = TP->getTree(0)->getType(0); in emitImmediatePredicate()
H A DGlobalISelEmitter.cpp4369 ValueTypeByHwMode VT = ChildTypes.front().getValueTypeByHwMode(); in importChildMatcher()
4407 ValueTypeByHwMode VTy = ChildTypes.front().getValueTypeByHwMode(); in importChildMatcher()
/llvm-project-15.0.7/llvm/lib/Target/Hexagon/
H A DHexagonRegisterInfo.td474 def VecI1: ValueTypeByHwMode<[Hvx64, Hvx128, DefaultMode],
476 def VecI8: ValueTypeByHwMode<[Hvx64, Hvx128, DefaultMode],
478 def VecI16: ValueTypeByHwMode<[Hvx64, Hvx128, DefaultMode],
480 def VecI32: ValueTypeByHwMode<[Hvx64, Hvx128, DefaultMode],
482 def VecF16: ValueTypeByHwMode<[Hvx64, Hvx128, DefaultMode],
484 def VecF32: ValueTypeByHwMode<[Hvx64, Hvx128, DefaultMode],
487 def VecPI8: ValueTypeByHwMode<[Hvx64, Hvx128, DefaultMode],
489 def VecPI16: ValueTypeByHwMode<[Hvx64, Hvx128, DefaultMode],
491 def VecPI32: ValueTypeByHwMode<[Hvx64, Hvx128, DefaultMode],
493 def VecPF16: ValueTypeByHwMode<[Hvx64, Hvx128, DefaultMode],
[all …]
/llvm-project-15.0.7/llvm/test/TableGen/
H A DHwModeSelect.td24 def BadDef : ValueTypeByHwMode<[TestMode1, TestMode2, DefaultMode],
/llvm-project-15.0.7/llvm/lib/Target/LoongArch/
H A DLoongArchRegisterInfo.td77 def GRLenVT : ValueTypeByHwMode<[LA32, LA64],
/llvm-project-15.0.7/llvm/lib/Target/RISCV/
H A DRISCVRegisterInfo.td118 def XLenVT : ValueTypeByHwMode<[RV32, RV64],
/llvm-project-15.0.7/llvm/include/llvm/Target/
H A DTarget.td50 class ValueTypeByHwMode<list<HwMode> Ms, list<ValueType> Ts>