| /llvm-project-15.0.7/llvm/lib/Transforms/Utils/ |
| H A D | IntegerDivision.cpp | 64 Value *SRem = Builder.CreateSub(Xored, DividendSign); in generateSignedRemainderCode() local
69 return SRem; in generateSignedRemainderCode()
375 assert((Rem->getOpcode() == Instruction::SRem || in expandRemainder()
387 if (Rem->getOpcode() == Instruction::SRem) { in expandRemainder()
485 assert((Rem->getOpcode() == Instruction::SRem || in expandRemainderUpTo32Bits()
510 if (Rem->getOpcode() == Instruction::SRem) { in expandRemainderUpTo32Bits()
534 assert((Rem->getOpcode() == Instruction::SRem || in expandRemainderUpTo64Bits()
558 if (Rem->getOpcode() == Instruction::SRem) { in expandRemainderUpTo64Bits()
|
| H A D | BypassSlowDivision.cpp | 94 SlowDivOrRem->getOpcode() == Instruction::SRem; in isSignedOp()
118 case Instruction::SRem: in FastDivInsertionTask()
|
| /llvm-project-15.0.7/polly/lib/Support/ |
| H A D | SCEVValidator.cpp | 413 ValidatorResult visitSRemInstruction(Instruction *SRem, const SCEV *S) { in visitSRemInstruction() argument
414 assert(SRem->getOpcode() == Instruction::SRem && in visitSRemInstruction()
417 auto *Divisor = SRem->getOperand(1); in visitSRemInstruction()
420 return visitGenericInst(SRem, S); in visitSRemInstruction()
422 auto *Dividend = SRem->getOperand(0); in visitSRemInstruction()
448 case Instruction::SRem: in visitUnknown()
557 if (!Inst || (Inst->getOpcode() != Instruction::SRem && in follow()
|
| H A D | SCEVAffinator.cpp | 528 PWACtx SCEVAffinator::visitSRemInstruction(Instruction *SRem) { in visitSRemInstruction() argument
529 assert(SRem->getOpcode() == Instruction::SRem && "Assumed SRem instruction!"); in visitSRemInstruction()
532 auto *Divisor = SRem->getOperand(1); in visitSRemInstruction()
538 auto *Dividend = SRem->getOperand(0); in visitSRemInstruction()
552 case Instruction::SRem: in visitUnknown()
|
| /llvm-project-15.0.7/mlir/test/Conversion/SPIRVToLLVM/ |
| H A D | arithmetic-ops-to-llvm.mlir | 220 // spv.SRem
226 %0 = spv.SRem %arg0, %arg1 : i32
233 %0 = spv.SRem %arg0, %arg1 : vector<4xi32>
|
| /llvm-project-15.0.7/mlir/test/Dialect/SPIRV/IR/ |
| H A D | arithmetic-ops.mlir | 241 // spv.SRem
245 // CHECK: spv.SRem
246 %0 = spv.SRem %arg, %arg : i32
|
| /llvm-project-15.0.7/mlir/test/Target/SPIRV/ |
| H A D | arithmetic-ops.mlir | 80 // CHECK: {{%.*}} = spv.SRem {{%.*}}, {{%.*}} : vector<4xi32>
81 %0 = spv.SRem %arg0, %arg1 : vector<4xi32>
|
| /llvm-project-15.0.7/llvm/unittests/Transforms/Utils/ |
| H A D | IntegerDivisionTest.cpp | 82 TEST(IntegerDivision, SRem) { in TEST() argument
101 EXPECT_TRUE(BB->front().getOpcode() == Instruction::SRem); in TEST()
222 EXPECT_TRUE(BB->front().getOpcode() == Instruction::SRem); in TEST()
|
| /llvm-project-15.0.7/llvm/lib/Transforms/Scalar/ |
| H A D | DivRemPairs.cpp | 108 case Instruction::SRem: in isRemExpanded()
137 else if (I.getOpcode() == Instruction::SRem) in getWorklist()
|
| H A D | CorrelatedValuePropagation.cpp | 724 Instr->getOpcode() == Instruction::SRem); in narrowSDivOrSRem()
818 assert(SDI->getOpcode() == Instruction::SRem); in processSRem()
927 Instr->getOpcode() == Instruction::SRem); in processSDivOrSRem()
935 if (Instr->getOpcode() == Instruction::SRem) in processSDivOrSRem()
1108 case Instruction::SRem: in runImpl()
|
| /llvm-project-15.0.7/llvm/lib/Target/AMDGPU/ |
| H A D | AMDGPUCodeGenPrepare.cpp | 254 I.getOpcode() == Instruction::SDiv || I.getOpcode() == Instruction::SRem; in isSigned()
325 I.getOpcode() == Instruction::SRem || in promoteUniformOpToI32()
1065 Opc == Instruction::SRem || Opc == Instruction::SDiv); in expandDivRem32()
1075 bool IsSigned = Opc == Instruction::SRem || Opc == Instruction::SDiv; in expandDivRem32()
1194 bool IsSigned = Opc == Instruction::SDiv || Opc == Instruction::SRem; in shrinkDivRem64()
1224 if (Opc == Instruction::URem || Opc == Instruction::SRem) { in expandDivRem64()
1252 Opc == Instruction::SRem || Opc == Instruction::SDiv) && in visitBinaryOperator()
|
| /llvm-project-15.0.7/polly/include/polly/Support/ |
| H A D | SCEVAffinator.h | 117 PWACtx visitSRemInstruction(llvm::Instruction *SRem);
|
| /llvm-project-15.0.7/llvm/include/llvm/Transforms/InstCombine/ |
| H A D | InstCombiner.h | 325 case Instruction::SRem: // X % 1 = 0 in getSafeVectorConstantForBinop()
343 case Instruction::SRem: // 0 % X = 0 in getSafeVectorConstantForBinop()
|
| /llvm-project-15.0.7/mlir/include/mlir/Dialect/SPIRV/IR/ |
| H A D | SPIRVArithmeticOps.td | 545 def SPV_SRemOp : SPV_ArithmeticBinaryOp<"SRem",
569 srem-op ::= ssa-id `=` `spv.SRem` ssa-use, ssa-use
575 %4 = spv.SRem %0, %1 : i32
576 %5 = spv.SRem %2, %3 : vector<4xi32>
|
| /llvm-project-15.0.7/llvm/lib/FuzzMutate/ |
| H A D | Operations.cpp | 24 Ops.push_back(binOpDescriptor(1, Instruction::SRem)); in describeFuzzerIntOps()
102 case Instruction::SRem: in binOpDescriptor()
|
| /llvm-project-15.0.7/llvm/lib/Transforms/InstCombine/ |
| H A D | InstCombineCompares.cpp | 2429 if (!SRem->hasOneUse()) in foldICmpSRemConstant()
2433 if (!match(SRem->getOperand(1), m_Power2(DivisorC))) in foldICmpSRemConstant()
2445 Type *Ty = SRem->getType(); in foldICmpSRemConstant()
2448 Value *And = Builder.CreateAnd(SRem->getOperand(0), MaskC); in foldICmpSRemConstant()
3163 case Instruction::SRem: in foldICmpBinOpEqualityWithConstant()
3427 case Instruction::SRem: in foldICmpBinOpWithConstant()
4373 BinaryOperator *SRem = nullptr; in foldICmpBinOp() local
4376 SRem = BO0; in foldICmpBinOp()
4378 else if (BO1 && BO1->getOpcode() == Instruction::SRem && in foldICmpBinOp()
4380 SRem = BO1; in foldICmpBinOp()
[all …]
|
| /llvm-project-15.0.7/llvm/lib/IR/ |
| H A D | ConstantFold.cpp | 939 case Instruction::SRem: in ConstantFoldBinaryInstruction()
1028 case Instruction::SRem: in ConstantFoldBinaryInstruction()
1151 case Instruction::SRem: in ConstantFoldBinaryInstruction()
1181 case Instruction::SRem: in ConstantFoldBinaryInstruction()
1295 case Instruction::SRem: in ConstantFoldBinaryInstruction()
2231 ConstantFoldBinaryInstruction(Instruction::SRem, CurrIdx, Factor); in ConstantFoldGetElementPtr()
|
| /llvm-project-15.0.7/lldb/source/Expression/ |
| H A D | IRInterpreter.cpp | 589 case Instruction::SRem: in CanInterpret()
705 case Instruction::SRem: in Interpret()
769 case Instruction::SRem: in Interpret()
|
| /llvm-project-15.0.7/llvm/include/llvm/IR/ |
| H A D | Instruction.def | 157 HANDLE_BINARY_INST(23, SRem , BinaryOperator)
|
| H A D | Instruction.h | 189 return Opcode == UDiv || Opcode == SDiv || Opcode == URem || Opcode == SRem;
|
| /llvm-project-15.0.7/mlir/lib/Target/LLVMIR/ |
| H A D | ConvertFromLLVMIR.cpp | 621 INST(SRem, SRem), in lookupOperationNameFromOpcode()
802 case llvm::Instruction::SRem: in processInstruction()
|
| /llvm-project-15.0.7/llvm/lib/Target/SystemZ/ |
| H A D | SystemZTargetTransformInfo.cpp | 204 case Instruction::SRem: in getIntImmCostInst()
450 Opcode == Instruction::SDiv || Opcode == Instruction::SRem; in getArithmeticInstrCost()
|
| /llvm-project-15.0.7/llvm/include/llvm/Analysis/ |
| H A D | TargetTransformInfoImpl.h | 495 case Instruction::SRem:
1041 case Instruction::SRem: in getUserCost()
|
| /llvm-project-15.0.7/llvm/unittests/IR/ |
| H A D | ConstantsTest.cpp | 96 ConstantFoldBinaryInstruction(Instruction::SRem, NegOne, One)); in TEST()
101 ConstantFoldBinaryInstruction(Instruction::SRem, One, NegOne)); in TEST()
|
| /llvm-project-15.0.7/llvm/lib/Analysis/ |
| H A D | CFLGraph.h | 579 case Instruction::SRem: in visitConstantExpr()
|