Home
last modified time | relevance | path

Searched refs:RetVT (Results 1 – 23 of 23) sorted by relevance

/llvm-project-15.0.7/llvm/lib/CodeGen/
H A DTargetLoweringBase.cpp235 if (RetVT == MVT::f32) in getFPEXT()
237 if (RetVT == MVT::f64) in getFPEXT()
239 if (RetVT == MVT::f80) in getFPEXT()
244 if (RetVT == MVT::f64) in getFPEXT()
266 if (RetVT == MVT::f16) { in getFPROUND()
310 if (RetVT == MVT::i32) in getFPTOSINT()
312 if (RetVT == MVT::i64) in getFPTOSINT()
317 if (RetVT == MVT::i32) in getFPTOSINT()
319 if (RetVT == MVT::i64) in getFPTOSINT()
324 if (RetVT == MVT::i32) in getFPTOSINT()
[all …]
/llvm-project-15.0.7/llvm/include/llvm/CodeGen/
H A DRuntimeLibcalls.h47 Libcall getFPEXT(EVT OpVT, EVT RetVT);
51 Libcall getFPROUND(EVT OpVT, EVT RetVT);
55 Libcall getFPTOSINT(EVT OpVT, EVT RetVT);
59 Libcall getFPTOUINT(EVT OpVT, EVT RetVT);
63 Libcall getSINTTOFP(EVT OpVT, EVT RetVT);
67 Libcall getUINTTOFP(EVT OpVT, EVT RetVT);
71 Libcall getPOWI(EVT RetVT);
H A DFastISel.h353 virtual unsigned fastEmit_(MVT VT, MVT RetVT, unsigned Opcode);
357 virtual unsigned fastEmit_r(MVT VT, MVT RetVT, unsigned Opcode, unsigned Op0);
361 virtual unsigned fastEmit_rr(MVT VT, MVT RetVT, unsigned Opcode, unsigned Op0,
367 virtual unsigned fastEmit_ri(MVT VT, MVT RetVT, unsigned Opcode, unsigned Op0,
380 virtual unsigned fastEmit_i(MVT VT, MVT RetVT, unsigned Opcode, uint64_t Imm);
385 virtual unsigned fastEmit_f(MVT VT, MVT RetVT, unsigned Opcode,
441 Register fastEmitInst_extractsubreg(MVT RetVT, unsigned Op0, uint32_t Idx);
H A DTargetLowering.h3519 EVT RetVT, ArrayRef<SDValue> Ops,
4215 MakeLibCallOptions &setTypeListBeforeSoften(ArrayRef<EVT> OpsVT, EVT RetVT,
4218 RetVTBeforeSoften = RetVT;
/llvm-project-15.0.7/llvm/lib/Target/AArch64/
H A DAArch64FastISel.cpp1289 if (RetVT != MVT::i32 && RetVT != MVT::i64) in emitAddSub_rr()
1322 if (RetVT != MVT::i32 && RetVT != MVT::i64) in emitAddSub_ri()
1371 if (RetVT != MVT::i32 && RetVT != MVT::i64) in emitAddSub_rs()
1413 if (RetVT != MVT::i32 && RetVT != MVT::i64) in emitAddSub_rx()
1482 if (RetVT != MVT::f32 && RetVT != MVT::f64) in emitFCmp()
1634 if (RetVT >= MVT::i8 && RetVT <= MVT::i16) { in emitLogicalOp()
1721 if (RetVT >= MVT::i8 && RetVT <= MVT::i16) { in emitLogicalOp_rs()
3343 if (RetVT != MVT::i32 && RetVT != MVT::i64) in foldXALUIntrinsic()
4030 assert((RetVT == MVT::i8 || RetVT == MVT::i16 || RetVT == MVT::i32 || in emitLSL_ri()
4133 assert((RetVT == MVT::i8 || RetVT == MVT::i16 || RetVT == MVT::i32 || in emitLSR_ri()
[all …]
H A DAArch64ISelLowering.cpp19036 const EVT RetVT = N->getValueType(0); in performGatherLoadCombine() local
19037 assert(RetVT.isScalableVector() && in performGatherLoadCombine()
19043 if (RetVT.getSizeInBits().getKnownMinSize() > AArch64::SVEBitsPerBlock) in performGatherLoadCombine()
19058 RetVT.getScalarSizeInBits()); in performGatherLoadCombine()
19106 EVT HwRetVt = getSVEContainerType(RetVT); in performGatherLoadCombine()
19111 SDValue OutVT = DAG.getValueType(RetVT); in performGatherLoadCombine()
19112 if (RetVT.isFloatingPoint()) in performGatherLoadCombine()
19123 if (RetVT.isInteger() && (RetVT != HwRetVt)) in performGatherLoadCombine()
19124 Load = DAG.getNode(ISD::TRUNCATE, DL, RetVT, Load.getValue(0)); in performGatherLoadCombine()
19128 if (RetVT.isFloatingPoint()) in performGatherLoadCombine()
[all …]
/llvm-project-15.0.7/llvm/utils/TableGen/
H A DFastISelEmitter.cpp518 MVT::SimpleValueType RetVT = MVT::isVoid; in collectPatterns() local
519 if (InstPatNode->getNumTypes()) RetVT = InstPatNode->getSimpleType(0); in collectPatterns()
520 MVT::SimpleValueType VT = RetVT; in collectPatterns()
591 [RetVT].count(PredicateCheck)) { in collectPatterns()
595 SimplePatternsCheck[Operands][OpcodeName][VT][RetVT].insert( in collectPatterns()
600 SimplePatterns[Operands][OpcodeName][VT][RetVT].emplace(complexity, in collectPatterns()
710 MVT::SimpleValueType RetVT = RI.first; in printFunctionDefinitions() local
715 << getLegalCName(std::string(getName(RetVT))) << "_"; in printFunctionDefinitions()
734 MVT::SimpleValueType RetVT = RI.first; in printFunctionDefinitions() local
735 OS << " case " << getName(RetVT) << ": return fastEmit_" in printFunctionDefinitions()
[all …]
/llvm-project-15.0.7/llvm/lib/Target/PowerPC/
H A DPPCFastISel.cpp1501 if (RetVT != MVT::isVoid) { in finishCall()
1514 if (RetVT == MVT::i8 || RetVT == MVT::i16 || RetVT == MVT::i32) in finishCall()
1520 if (RetVT == CopyVT) { in finishCall()
1534 } else if (RetVT == MVT::i8 || RetVT == MVT::i16 || RetVT == MVT::i32) { in finishCall()
1574 MVT RetVT; in fastLowerCall() local
1576 RetVT = MVT::isVoid; in fastLowerCall()
1577 else if (!isTypeLegal(RetTy, RetVT) && RetVT != MVT::i16 && in fastLowerCall()
1578 RetVT != MVT::i8) in fastLowerCall()
1585 if (RetVT != MVT::isVoid && RetVT != MVT::i8 && RetVT != MVT::i16 && in fastLowerCall()
1586 RetVT != MVT::i32 && RetVT != MVT::i64 && RetVT != MVT::f32 && in fastLowerCall()
[all …]
H A DPPCISelLowering.cpp17831 EVT RetVT = Op.getValueType(); in lowerToLibCall() local
17832 Type *RetTy = RetVT.getTypeForEVT(*DAG.getContext()); in lowerToLibCall()
17835 bool SignExtend = TLI.shouldSignExtendTypeInLibCall(RetVT, false); in lowerToLibCall()
/llvm-project-15.0.7/llvm/lib/Target/ARM/
H A DARMFastISel.cpp2031 if (RetVT != MVT::isVoid) { in FinishCall()
2058 if (RetVT == MVT::i1 || RetVT == MVT::i8 || RetVT == MVT::i16) in FinishCall()
2207 MVT RetVT; in ARMEmitLibcall() local
2209 RetVT = MVT::isVoid; in ARMEmitLibcall()
2214 if (RetVT != MVT::isVoid && RetVT != MVT::i32) { in ARMEmitLibcall()
2314 MVT RetVT; in SelectCall() local
2316 RetVT = MVT::isVoid; in SelectCall()
2317 else if (!isTypeLegal(RetTy, RetVT) && RetVT != MVT::i16 && in SelectCall()
2318 RetVT != MVT::i8 && RetVT != MVT::i1) in SelectCall()
2322 if (RetVT != MVT::isVoid && RetVT != MVT::i1 && RetVT != MVT::i8 && in SelectCall()
[all …]
H A DARMISelLowering.cpp3215 auto RetVT = Outs[realRVLocIdx].ArgVT; in LowerReturn() local
3216 if (AFI->isCmseNSEntryFunction() && (RetVT == MVT::f16)) { in LowerReturn()
3221 auto MaskValue = APInt::getLowBitsSet(LocBits, RetVT.getSizeInBits()); in LowerReturn()
/llvm-project-15.0.7/llvm/lib/Target/X86/
H A DX86FastISel.cpp235 MVT RetVT; in foldX86XALUIntrinsic() local
239 if (!isTypeLegal(RetTy, RetVT)) in foldX86XALUIntrinsic()
242 if (RetVT != MVT::i32 && RetVT != MVT::i64) in foldX86XALUIntrinsic()
2034 if (RetVT < MVT::i16 || RetVT > MVT::i64) in X86FastEmitCMoveSelect()
2256 switch (RetVT.SimpleTy) { in X86FastEmitSSESelect()
2279 switch (RetVT.SimpleTy) { in X86FastEmitPseudoSelect()
2350 MVT RetVT; in X86SelectSelect() local
2351 if (!isTypeLegal(I->getType(), RetVT)) in X86SelectSelect()
2379 if (X86FastEmitCMoveSelect(RetVT, I)) in X86SelectSelect()
2383 if (X86FastEmitSSESelect(RetVT, I)) in X86SelectSelect()
[all …]
/llvm-project-15.0.7/llvm/lib/Target/Mips/
H A DMipsFastISel.cpp197 unsigned emitLogicalOp(unsigned ISDOpc, MVT RetVT, const Value *LHS,
291 unsigned MipsFastISel::emitLogicalOp(unsigned ISDOpc, MVT RetVT, in emitLogicalOp() argument
1270 bool MipsFastISel::finishCall(CallLoweringInfo &CLI, MVT RetVT, in finishCall() argument
1274 if (RetVT != MVT::isVoid) { in finishCall()
1288 if (RetVT == MVT::i1 || RetVT == MVT::i8 || RetVT == MVT::i16) in finishCall()
1506 MVT RetVT; in fastLowerCall() local
1508 RetVT = MVT::isVoid; in fastLowerCall()
1509 else if (!isTypeSupported(CLI.RetTy, RetVT)) in fastLowerCall()
1577 return finishCall(CLI, RetVT, NumBytes); in fastLowerCall()
1954 MVT RetVT; in selectShift() local
[all …]
/llvm-project-15.0.7/llvm/lib/CodeGen/SelectionDAG/
H A DLegalizeFloatTypes.cpp956 if (Promoted.bitsGE(RetVT)) in findFPToIntLibcall()
2018 EVT RetVT = N->getOperand(0).getValueType(); in ExpandFloatOp_LROUND() local
2020 return TLI.makeLibCall(DAG, GetFPLibCall(RetVT, in ExpandFloatOp_LROUND()
2031 EVT RetVT = N->getOperand(0).getValueType(); in ExpandFloatOp_LLROUND() local
2033 return TLI.makeLibCall(DAG, GetFPLibCall(RetVT, in ExpandFloatOp_LLROUND()
2044 EVT RetVT = N->getOperand(0).getValueType(); in ExpandFloatOp_LRINT() local
2046 return TLI.makeLibCall(DAG, GetFPLibCall(RetVT, in ExpandFloatOp_LRINT()
2057 EVT RetVT = N->getOperand(0).getValueType(); in ExpandFloatOp_LLRINT() local
2059 return TLI.makeLibCall(DAG, GetFPLibCall(RetVT, in ExpandFloatOp_LLRINT()
2076 } else if (RetVT == MVT::f16) { in GetPromotionOpcode()
[all …]
H A DLegalizeDAG.cpp2035 EVT RetVT = Node->getValueType(0); in ExpandLibCall() local
2036 Type *RetTy = RetVT.getTypeForEVT(*DAG.getContext()); in ExpandLibCall()
2084 EVT RetVT = Node->getValueType(0); in ExpandFPLibCall() local
2176 EVT RetVT = Node->getValueType(0); in ExpandDivRemLibCall() local
2177 Type *RetTy = RetVT.getTypeForEVT(*DAG.getContext()); in ExpandDivRemLibCall()
2192 SDValue FIPtr = DAG.CreateStackTemporary(RetVT); in ExpandDivRemLibCall()
2269 EVT RetVT = Node->getValueType(0); in ExpandSinCosLibCall() local
2270 Type *RetTy = RetVT.getTypeForEVT(*DAG.getContext()); in ExpandSinCosLibCall()
2283 SDValue SinPtr = DAG.CreateStackTemporary(RetVT); in ExpandSinCosLibCall()
2291 SDValue CosPtr = DAG.CreateStackTemporary(RetVT); in ExpandSinCosLibCall()
[all …]
H A DTargetLowering.cpp143 TargetLowering::makeLibCall(SelectionDAG &DAG, RTLIB::Libcall LC, EVT RetVT, in makeLibCall() argument
175 Type *RetTy = RetVT.getTypeForEVT(*DAG.getContext()); in makeLibCall()
401 EVT RetVT = getCmpLibcallReturnType(); in softenSetCCOperands() local
406 CallOptions.setTypeListBeforeSoften(OpsVT, RetVT, true); in softenSetCCOperands()
407 auto Call = makeLibCall(DAG, LC1, RetVT, Ops, CallOptions, dl, Chain); in softenSetCCOperands()
409 NewRHS = DAG.getConstant(0, dl, RetVT); in softenSetCCOperands()
413 assert(RetVT.isInteger()); in softenSetCCOperands()
414 CCCode = getSetCCInverse(CCCode, RetVT); in softenSetCCOperands()
422 getSetCCResultType(DAG.getDataLayout(), *DAG.getContext(), RetVT); in softenSetCCOperands()
424 auto Call2 = makeLibCall(DAG, LC2, RetVT, Ops, CallOptions, dl, Chain); in softenSetCCOperands()
[all …]
H A DFastISel.cpp2101 Register FastISel::fastEmitInst_extractsubreg(MVT RetVT, unsigned Op0, in fastEmitInst_extractsubreg() argument
2103 Register ResultReg = createResultReg(TLI.getRegClassFor(RetVT)); in fastEmitInst_extractsubreg()
H A DLegalizeVectorTypes.cpp6236 EVT RetVT = WidenEltVT; in findMemType() local
6238 return RetVT; in findMemType()
6257 RetVT = MemVT; in findMemType()
6278 if (RetVT.getFixedSizeInBits() < MemVTWidth || MemVT == WidenVT) in findMemType()
6288 return RetVT; in findMemType()
H A DLegalizeIntegerTypes.cpp2576 EVT RetVT = Node->getValueType(0); in ExpandAtomic() local
2588 return TLI.makeLibCall(DAG, LC, RetVT, Ops, CallOptions, SDLoc(Node), in ExpandAtomic()
3493 EVT RetVT = N->getValueType(0); in ExpandIntRes_LLROUND_LLRINT() local
3498 std::pair<SDValue, SDValue> Tmp = TLI.makeLibCall(DAG, LC, RetVT, in ExpandIntRes_LLROUND_LLRINT()
H A DSelectionDAGBuilder.cpp6301 EVT RetVT = TLI.getValueType(DAG.getDataLayout(), I.getType()); in visitIntrinsicCall() local
6302 setValue(&I, DAG.getNode(Opcode, sdl, RetVT, in visitIntrinsicCall()
9645 EVT RetVT = OldRetTys[i]; in LowerCallTo() local
9647 MVT RegisterVT = getRegisterType(CLI.RetTy->getContext(), RetVT); in LowerCallTo()
9648 unsigned NumRegs = getNumRegisters(CLI.RetTy->getContext(), RetVT); in LowerCallTo()
/llvm-project-15.0.7/llvm/lib/Target/WebAssembly/
H A DWebAssemblyFastISel.cpp1157 EVT RetVT = TLI.getValueType(DL, I->getType()); in selectBitCast() local
1158 if (!VT.isSimple() || !RetVT.isSimple()) in selectBitCast()
1165 if (VT == RetVT) { in selectBitCast()
1171 Register Reg = fastEmit_ISD_BITCAST_r(VT.getSimpleVT(), RetVT.getSimpleVT(), in selectBitCast()
/llvm-project-15.0.7/llvm/lib/Target/SystemZ/
H A DSystemZISelLowering.h578 EVT RetVT, ArrayRef<SDValue> Ops, CallingConv::ID CallConv,
H A DSystemZISelLowering.cpp1889 SDValue Chain, SelectionDAG &DAG, const char *CalleeName, EVT RetVT, in makeExternalCall() argument
1907 Type *RetTy = RetVT.getTypeForEVT(*DAG.getContext()); in makeExternalCall()
1909 bool SignExtend = shouldSignExtendTypeInLibCall(RetVT, IsSigned); in makeExternalCall()