Home
last modified time | relevance | path

Searched refs:RegisterClasses (Results 1 – 11 of 11) sorted by relevance

/llvm-project-15.0.7/llvm/utils/TableGen/
H A DRegisterInfoEmitter.cpp136 if (!RegisterClasses.empty()) { in runEnums()
139 assert(RegisterClasses.size() <= 0xffff && in runEnums()
146 for (const auto &RC : RegisterClasses) in runEnums()
1047 for (const auto &RC : RegisterClasses) { in runMCDesc()
1083 for (const auto &RC : RegisterClasses) { in runMCDesc()
1200 if (!RegisterClasses.empty()) { in runTargetHeader()
1204 for (const auto &RC : RegisterClasses) { in runTargetHeader()
1241 for (const auto &RC : RegisterClasses) { in runTargetDesc()
1287 if (!RegisterClasses.empty()) { in runTargetDesc()
1449 for (const auto &RC : RegisterClasses) in runTargetDesc()
[all …]
H A DInstrInfoEmitter.cpp361 std::vector<Record *> RegisterClasses = in emitOperandTypeMappings() local
373 {&Operands, &RegisterOperands, &RegisterClasses}) { in emitOperandTypeMappings()
H A DAsmMatcherEmitter.cpp740 RegisterClassesTy RegisterClasses; member in __anon8d06870a0111::AsmMatcherInfo
1336 RegisterClasses[It.first] = RegisterSetClasses[It.second]; in buildRegisterClasses()
1340 ClassInfo *CI = RegisterClasses[Rec]; in buildRegisterClasses()
1585 Op.Class = RegisterClasses[RegRecord]; in buildInfo()
2500 for (const auto &RC : Info.RegisterClasses) in emitValidateOperandClass()
H A DCodeGenSchedule.cpp1863 RecVec RegisterClasses = RF->getValueAsListOfDefs("RegClasses"); in collectRegisterFiles() local
1866 for (unsigned I = 0, E = RegisterClasses.size(); I < E; ++I) { in collectRegisterFiles()
1875 CGRF.Costs.emplace_back(RegisterClasses[I], Cost, AllowMoveElim); in collectRegisterFiles()
/llvm-project-15.0.7/llvm/test/TableGen/
H A DRegisterInfoEmitter-regcost.td36 // CHECK: TargetRegisterInfo(&MyTargetRegInfoDesc, RegisterClasses, RegisterClasses+2,
H A DRegisterInfoEmitter-regcost-list.td34 // CHECK: TargetRegisterInfo(&MyTargetRegInfoDesc, RegisterClasses, RegisterClasses+2,
H A DRegisterInfoEmitter-regcost-tuple.td71 // CHECK: TargetRegisterInfo(&MyTargetRegInfoDesc, RegisterClasses, RegisterClasses+3,
/llvm-project-15.0.7/llvm/include/llvm/Target/GlobalISel/
H A DRegisterBank.td14 list<RegisterClass> RegisterClasses = classes;
/llvm-project-15.0.7/llvm/tools/llvm-exegesis/lib/
H A DRegisterAliasing.h103 RegisterClasses; member
H A DRegisterAliasing.cpp75 auto &Found = RegisterClasses[RegClassIndex]; in getRegisterClass()
/llvm-project-15.0.7/llvm/include/llvm/Target/
H A DTarget.td394 // RegisterCategory - This class is a list of RegisterClasses that belong to a