Searched refs:OutLocs (Results 1 – 7 of 7) sorted by relevance
| /llvm-project-15.0.7/llvm/lib/CodeGen/LiveDebugValues/ |
| H A D | VarLocBasedImpl.cpp | 989 VarLocInMBB &OutLocs, const VarLocMap &VarLocIDs);
999 bool join(MachineBasicBlock &MBB, VarLocInMBB &OutLocs, VarLocInMBB &InLocs,
1812 VarLocInMBB &OutLocs, in transferTerminator() argument
1824 VarLocSet &VLS = getVarLocsInMBB(CurMBB, OutLocs); in transferTerminator()
1914 MachineBasicBlock &MBB, VarLocInMBB &OutLocs, VarLocInMBB &InLocs, in join() argument
1936 auto OL = OutLocs.find(p); in join()
1938 if (OL == OutLocs.end()) in join()
2131 VarLocInMBB OutLocs; // Ranges that exist beyond bb. in ExtendRanges() local
2183 LLVM_DEBUG(printVarLocInMBB(MF, OutLocs, VarLocIDs, in ExtendRanges()
2224 MBBJoined = join(*MBB, OutLocs, InLocs, VarLocIDs, Visited, in ExtendRanges()
[all …]
|
| H A D | InstrRefBasedImpl.h | 1044 FuncValueTable &OutLocs, ValueTable &InLocs);
|
| H A D | InstrRefBasedImpl.cpp | 1986 FuncValueTable &OutLocs, ValueTable &InLocs) { in mlocJoin() argument
2016 ValueIDNum FirstVal = OutLocs[BlockOrders[0]->getNumber()][Idx.asU64()]; in mlocJoin()
2034 OutLocs[PredMBB->getNumber()][Idx.asU64()]; in mlocJoin()
|
| /llvm-project-15.0.7/llvm/lib/Target/AArch64/GISel/ |
| H A D | AArch64CallLowering.cpp | 753 SmallVector<CCValAssign, 16> OutLocs; in areCalleeOutgoingArgsTailCallable() local
754 CCState OutInfo(CalleeCC, false, MF, OutLocs, Ctx); in areCalleeOutgoingArgsTailCallable()
783 for (unsigned i = 0; i < OutLocs.size(); ++i) { in areCalleeOutgoingArgsTailCallable()
784 auto &ArgLoc = OutLocs[i]; in areCalleeOutgoingArgsTailCallable()
795 return parametersInCSRMatch(MRI, CallerPreservedMask, OutLocs, OutArgs); in areCalleeOutgoingArgsTailCallable()
1001 SmallVector<CCValAssign, 16> OutLocs; in lowerTailCall() local
1002 CCState OutInfo(CalleeCC, false, MF, OutLocs, F.getContext()); in lowerTailCall()
|
| /llvm-project-15.0.7/llvm/test/DebugInfo/X86/ |
| H A D | live-debug-values-remove-range.ll | 10 ; reconsideration after the parent of the backedge has had its OutLocs
11 ; initialized, even if OutLocs hasn't changed.
|
| /llvm-project-15.0.7/llvm/lib/Target/AMDGPU/ |
| H A D | AMDGPUCallLowering.cpp | 1034 SmallVector<CCValAssign, 16> OutLocs; in areCalleeOutgoingArgsTailCallable() local
1035 CCState OutInfo(CalleeCC, false, MF, OutLocs, CallerF.getContext()); in areCalleeOutgoingArgsTailCallable()
1055 return parametersInCSRMatch(MRI, CallerPreservedMask, OutLocs, OutArgs); in areCalleeOutgoingArgsTailCallable()
1206 SmallVector<CCValAssign, 16> OutLocs; in lowerTailCall() local
1207 CCState OutInfo(CalleeCC, false, MF, OutLocs, F.getContext()); in lowerTailCall()
|
| /llvm-project-15.0.7/llvm/lib/CodeGen/GlobalISel/ |
| H A D | CallLowering.cpp | 960 const SmallVectorImpl<CCValAssign> &OutLocs, in parametersInCSRMatch() argument
962 for (unsigned i = 0; i < OutLocs.size(); ++i) { in parametersInCSRMatch()
963 const auto &ArgLoc = OutLocs[i]; in parametersInCSRMatch()
|