Home
last modified time | relevance | path

Searched refs:NewMIs (Results 1 – 14 of 14) sorted by relevance

/llvm-project-15.0.7/llvm/lib/CodeGen/
H A DTwoAddressInstructionPass.cpp1307 SmallVector<MachineInstr *, 2> NewMIs; in tryInstructionTransform() local
1314 assert(NewMIs.size() == 2 && in tryInstructionTransform()
1317 NewMIs[1]->addRegisterKilled(Reg, TRI); in tryInstructionTransform()
1321 MBB->insert(mi, NewMIs[0]); in tryInstructionTransform()
1322 MBB->insert(mi, NewMIs[1]); in tryInstructionTransform()
1332 MachineBasicBlock::iterator NewMI = NewMIs[1]; in tryInstructionTransform()
1388 mi = NewMIs[1]; in tryInstructionTransform()
1394 NewMIs[0]->eraseFromParent(); in tryInstructionTransform()
1395 NewMIs[1]->eraseFromParent(); in tryInstructionTransform()
1396 DistanceMap.erase(NewMIs[0]); in tryInstructionTransform()
[all …]
H A DMachineLICM.cpp1266 SmallVector<MachineInstr *, 2> NewMIs; in ExtractHoistableLoad() local
1269 /*UnfoldStore=*/false, NewMIs); in ExtractHoistableLoad()
1274 assert(NewMIs.size() == 2 && in ExtractHoistableLoad()
1278 MBB->insert(Pos, NewMIs[0]); in ExtractHoistableLoad()
1279 MBB->insert(Pos, NewMIs[1]); in ExtractHoistableLoad()
1282 if (!IsLoopInvariantInst(*NewMIs[0]) || !IsProfitableToHoist(*NewMIs[0])) { in ExtractHoistableLoad()
1283 NewMIs[0]->eraseFromParent(); in ExtractHoistableLoad()
1284 NewMIs[1]->eraseFromParent(); in ExtractHoistableLoad()
1289 UpdateRegPressure(NewMIs[1]); in ExtractHoistableLoad()
1298 return NewMIs[0]; in ExtractHoistableLoad()
H A DMachinePipeliner.cpp623 for (auto &KV : NewMIs) { in schedule()
652 for (auto &KV : NewMIs) in finishBlock()
654 NewMIs.clear(); in finishBlock()
2246 NewMIs[MI] = NewMI; in applyInstrChange()
2925 NewMIs[MI] = NewMI; in fixupRegisterOverlaps()
/llvm-project-15.0.7/llvm/lib/CodeGen/GlobalISel/
H A DLegalizer.cpp121 SmallVector<MachineInstr *, 4> NewMIs; member in __anon0a9913700111::LegalizerWorkListManager
141 LLVM_DEBUG(NewMIs.push_back(&MI)); in createdInstr()
147 for (const auto *MI : NewMIs) in printNewInstrs()
149 NewMIs.clear(); in printNewInstrs()
/llvm-project-15.0.7/llvm/lib/Target/X86/
H A DX86CmovConversion.cpp769 SmallVector<MachineInstr *, 4> NewMIs; in convertCmovInstsToBranches() local
772 /*UnfoldStore*/ false, NewMIs); in convertCmovInstsToBranches()
778 auto *NewCMOV = NewMIs.pop_back_val(); in convertCmovInstsToBranches()
788 for (auto *NewMI : NewMIs) { in convertCmovInstsToBranches()
H A DX86SpeculativeLoadHardening.cpp911 SmallVector<MachineInstr *, 2> NewMIs; in unfoldCallAndJumpLoads() local
916 /*UnfoldStore*/ false, NewMIs); in unfoldCallAndJumpLoads()
921 for (auto *NewMI : NewMIs) in unfoldCallAndJumpLoads()
931 for (auto *NewMI : NewMIs) { in unfoldCallAndJumpLoads()
H A DX86InstrInfo.h410 SmallVectorImpl<MachineInstr *> &NewMIs) const override;
H A DX86InstrInfo.cpp6846 bool UnfoldStore, SmallVectorImpl<MachineInstr *> &NewMIs) const { in unfoldMemoryOperand()
6907 NewMIs.push_back(MIB); in unfoldMemoryOperand()
6912 MachineOperand &MO = NewMIs[0]->getOperand(i); in unfoldMemoryOperand()
6968 NewMIs.push_back(DataMI); in unfoldMemoryOperand()
6983 NewMIs.push_back(MIB); in unfoldMemoryOperand()
/llvm-project-15.0.7/llvm/lib/Target/PowerPC/
H A DPPCInstrInfo.h201 SmallVectorImpl<MachineInstr *> &NewMIs) const;
205 SmallVectorImpl<MachineInstr *> &NewMIs) const;
H A DPPCInstrInfo.cpp1935 SmallVectorImpl<MachineInstr *> &NewMIs) const { in StoreRegToStackSlot()
1942 NewMIs.push_back(addFrameReference( in StoreRegToStackSlot()
1959 SmallVector<MachineInstr *, 4> NewMIs; in storeRegToStackSlotNoUpd() local
1963 for (unsigned i = 0, e = NewMIs.size(); i != e; ++i) in storeRegToStackSlotNoUpd()
1964 MBB.insert(MI, NewMIs[i]); in storeRegToStackSlotNoUpd()
1971 NewMIs.back()->addMemOperand(MF, MMO); in storeRegToStackSlotNoUpd()
2014 SmallVector<MachineInstr*, 4> NewMIs; in loadRegFromStackSlotNoUpd() local
2021 LoadRegFromStackSlot(MF, DL, DestReg, FrameIdx, RC, NewMIs); in loadRegFromStackSlotNoUpd()
2023 for (unsigned i = 0, e = NewMIs.size(); i != e; ++i) in loadRegFromStackSlotNoUpd()
2024 MBB.insert(MI, NewMIs[i]); in loadRegFromStackSlotNoUpd()
[all …]
/llvm-project-15.0.7/llvm/include/llvm/CodeGen/
H A DTargetInstrInfo.h959 SmallPtrSetImpl<MachineInstr *> &NewMIs,
1288 SmallVectorImpl<MachineInstr *> &NewMIs) const { in unfoldMemoryOperand() argument
H A DMachinePipeliner.h155 DenseMap<MachineInstr*, MachineInstr *> NewMIs; variable
/llvm-project-15.0.7/llvm/lib/Target/ARM/
H A DARMBaseInstrInfo.cpp274 std::vector<MachineInstr*> NewMIs; in convertToThreeAddress() local
289 NewMIs.push_back(MemMI); in convertToThreeAddress()
290 NewMIs.push_back(UpdateMI); in convertToThreeAddress()
307 NewMIs.push_back(UpdateMI); in convertToThreeAddress()
308 NewMIs.push_back(MemMI); in convertToThreeAddress()
326 MachineInstr *NewMI = NewMIs[j]; in convertToThreeAddress()
340 MBB.insert(MI, NewMIs[1]); in convertToThreeAddress()
341 MBB.insert(MI, NewMIs[0]); in convertToThreeAddress()
342 return NewMIs[0]; in convertToThreeAddress()
/llvm-project-15.0.7/llvm/lib/Target/Hexagon/
H A DHexagonBitSimplify.cpp1816 std::vector<MachineInstr*> NewMIs; member in __anon7ae497e50811::BitSimplification
2313 for (MachineInstr *In : NewMIs) { in genBitSplit()
2338 NewMIs.push_back(NewBS); in genBitSplit()