Home
last modified time | relevance | path

Searched refs:MemVT (Results 1 – 25 of 39) sorted by relevance

12

/llvm-project-15.0.7/llvm/include/llvm/CodeGen/
H A DSelectionDAG.h1172 EVT MemVT, MachinePointerInfo PtrInfo, Align Alignment,
1248 SDValue Chain, SDValue Ptr, EVT MemVT,
1261 EVT MemVT, MaybeAlign Alignment = MaybeAlign(),
1282 EVT MemVT, MachineMemOperand *MMO);
1346 EVT MemVT, Align Alignment,
1359 PtrInfo, MemVT, Alignment.value_or(getEVTAlign(MemVT)),
1364 SDValue Mask, SDValue EVL, EVT MemVT,
1376 MachinePointerInfo PtrInfo, EVT MemVT,
1381 EVT MemVT, MachineMemOperand *MMO,
1411 SDValue EVL, MachinePointerInfo PtrInfo, EVT MemVT,
[all …]
H A DSelectionDAGNodes.h1432 EVT MemVT, MachineMemOperand *MMO)
1433 : MemSDNode(Opc, Order, dl, VTL, MemVT, MMO) {
2296 : MemSDNode(NodeTy, Order, dl, VTs, MemVT, MMO) {
2392 : MemSDNode(NodeTy, Order, DL, VTs, MemVT, MMO) {
2468 EVT MemVT, MachineMemOperand *MMO)
2498 AM, MemVT, MMO) {
2526 EVT MemVT, MachineMemOperand *MMO)
2563 VTs, AM, MemVT, MMO) {
2600 : MemSDNode(NodeTy, Order, dl, VTs, MemVT, MMO) {
2669 EVT MemVT, MachineMemOperand *MMO)
[all …]
H A DTargetLowering.h605 virtual bool storeOfVectorConstantIsCheap(EVT MemVT, in storeOfVectorConstantIsCheap() argument
619 virtual bool canMergeStoresTo(unsigned AS, EVT MemVT, in canMergeStoresTo() argument
1278 EVT MemVT) const { in getLoadExtAction() argument
1314 bool isTruncStoreLegal(EVT ValVT, EVT MemVT) const { in isTruncStoreLegal() argument
1322 (getTruncStoreAction(ValVT, MemVT) == Legal || in isTruncStoreLegalOrCustom()
1323 getTruncStoreAction(ValVT, MemVT) == Custom); in isTruncStoreLegalOrCustom()
1329 return isTruncStoreLegal(ValVT, MemVT); in canCombineTruncStore()
1331 return isTruncStoreLegalOrCustom(ValVT, MemVT); in canCombineTruncStore()
2333 setLoadExtAction(ExtType, ValVT, MemVT, Action); in setLoadExtAction()
2337 for (auto MemVT : MemVTs) in setLoadExtAction() local
[all …]
/llvm-project-15.0.7/llvm/lib/Target/AMDGPU/
H A DR600ISelLowering.h49 bool canMergeStoresTo(unsigned AS, EVT MemVT,
57 bool canCombineTruncStore(EVT ValVT, EVT MemVT, in canCombineTruncStore() argument
63 return isTruncStoreLegal(ValVT, MemVT); in canCombineTruncStore()
H A DR600ISelLowering.cpp1021 EVT MemVT = Store->getMemoryVT(); in lowerPrivateTruncStore() local
1095 EVT MemVT = StoreNode->getMemoryVT(); in LowerSTORE() local
1137 if (MemVT == MVT::i8) { in LowerSTORE()
1140 assert(MemVT == MVT::i16); in LowerSTORE()
1187 if (MemVT.bitsLT(MVT::i32)) in LowerSTORE()
1247 EVT MemVT = Load->getMemoryVT(); in lowerPrivateExtLoad() local
1281 EVT MemEltVT = MemVT.getScalarType(); in lowerPrivateExtLoad()
1301 EVT MemVT = LoadNode->getMemoryVT(); in LowerLOAD() local
1362 assert(!MemVT.isVector() && (MemVT == MVT::i16 || MemVT == MVT::i8)); in LowerLOAD()
1456 EVT MemVT = VA.getLocVT(); in LowerFormalArguments() local
[all …]
H A DSIISelLowering.h52 SDValue lowerKernargMemParameter(SelectionDAG &DAG, EVT VT, EVT MemVT,
124 ArrayRef<SDValue> Ops, EVT MemVT,
138 SelectionDAG &DAG, EVT VT, EVT MemVT, const SDLoc &SL, SDValue Val,
170 EVT MemVT,
286 bool canMergeStoresTo(unsigned AS, EVT MemVT,
H A DAMDGPUISelLowering.cpp148 for (auto MemVT : in AMDGPUTargetLowering()
966 EVT MemVT = ArgVT; in analyzeFormalArgumentsCompute() local
977 MemVT = ArgVT; in analyzeFormalArgumentsCompute()
985 MemVT = RegisterVT; in analyzeFormalArgumentsCompute()
993 MemVT = RegisterVT; in analyzeFormalArgumentsCompute()
1014 if (MemVT.isVector() && MemVT.getVectorNumElements() == 1) in analyzeFormalArgumentsCompute()
1015 MemVT = MemVT.getScalarType(); in analyzeFormalArgumentsCompute()
1018 if (MemVT.isVector() && !MemVT.isPow2VectorType()) { in analyzeFormalArgumentsCompute()
1021 MemVT = MemVT.getPow2VectorType(State.getContext()); in analyzeFormalArgumentsCompute()
1022 } else if (!MemVT.isSimple() && !MemVT.isVector()) { in analyzeFormalArgumentsCompute()
[all …]
H A DSIISelLowering.cpp1696 VT.bitsLT(MemVT)) { in convertArgType()
1701 if (MemVT.isFloatingPoint()) in convertArgType()
1777 MVT MemVT = VA.getValVT(); in lowerStackParameter() local
1783 MemVT = VA.getLocVT(); in lowerStackParameter()
1799 MemVT); in lowerStackParameter()
2458 EVT MemVT = VA.getLocVT(); in LowerFormalArguments() local
7870 EVT WidenedMemVT = MemVT; in getMemIntrinsicNode()
8629 if (!MemVT.isVector()) { in LowerLOAD()
8654 if (!MemVT.isVector()) in LowerLOAD()
8663 Alignment.value() < MemVT.getStoreSize() && MemVT.getSizeInBits() > 32) { in LowerLOAD()
[all …]
H A DAMDGPUISelLowering.h192 bool storeOfVectorConstantIsCheap(EVT MemVT,
/llvm-project-15.0.7/llvm/lib/Target/VE/
H A DVEISelLowering.cpp1366 EVT MemVT = LdNode->getMemoryVT(); in lowerLoadI1() local
1367 if (MemVT == MVT::v256i1 || MemVT == MVT::v4i64) { in lowerLoadI1()
1388 } else if (MemVT == MVT::v512i1 || MemVT == MVT::v8i64) { in lowerLoadI1()
1421 if (MemVT.isVector() && !isMaskType(MemVT)) in lowerLOAD()
1431 if (MemVT == MVT::f128) in lowerLOAD()
1433 if (isMaskType(MemVT)) in lowerLOAD()
1492 if (MemVT == MVT::v256i1 || MemVT == MVT::v4i64) { in lowerStoreI1()
1507 } else if (MemVT == MVT::v512i1 || MemVT == MVT::v8i64) { in lowerStoreI1()
1534 if (MemVT.isVector() && !isMaskType(MemVT)) in lowerSTORE()
1544 if (MemVT == MVT::f128) in lowerSTORE()
[all …]
/llvm-project-15.0.7/llvm/lib/CodeGen/SelectionDAG/
H A DSelectionDAG.cpp7516 ID.AddInteger(MemVT.getRawBits()); in getAtomic()
7606 Size = MemVT.getStoreSize(); in getMemIntrinsicNode()
7778 if (VT == MemVT) { in getLoad()
7803 ID.AddInteger(MemVT.getRawBits()); in getLoad()
7857 MemVT, MMO); in getExtLoad()
8152 ID.AddInteger(MemVT.getRawBits()); in getStoreVP()
8406 ID.AddInteger(MemVT.getRawBits()); in getStridedStoreVP()
8629 ID.AddInteger(MemVT.getRawBits()); in getMaskedLoad()
8677 ID.AddInteger(MemVT.getRawBits()); in getMaskedStore()
8719 ID.AddInteger(MemVT.getRawBits()); in getMaskedGather()
[all …]
H A DDAGCombiner.cpp5698 if (!MemVT.isRound()) in isLegalNarrowLdSt()
7941 if (!(MemVT == MVT::i8 || MemVT == MVT::i16 || MemVT == MVT::i32) || in mergeTruncStores()
8223 EVT MemVT = in MatchLoadCombine() local
8226 if (!MemVT.isSimple()) in MatchLoadCombine()
17893 unsigned NumMemElts = MemVT.isVector() ? MemVT.getVectorNumElements() : 1; in mergeStoresOfConstantsOrVecElts()
18078 if (MemVT != LoadVT) in getStoreMergeCandidates()
18099 bool NoTypeMatch = (MemVT.isInteger()) ? !MemVT.bitsEq(Other->getMemoryVT()) in getStoreMergeCandidates()
18330 unsigned NumMemElts = MemVT.isVector() ? MemVT.getVectorNumElements() : 1; in tryStoreMergeOfConstants()
18457 unsigned NumMemElts = MemVT.isVector() ? MemVT.getVectorNumElements() : 1; in tryStoreMergeOfExtracts()
18530 unsigned NumMemElts = MemVT.isVector() ? MemVT.getVectorNumElements() : 1; in tryStoreMergeOfLoads()
[all …]
H A DSelectionDAGBuilder.cpp2493 if (CondLHS.getValueType() != MemVT) { in visitSwitchCase()
3212 EVT MemVT = in visitICmp() local
3218 if (Op1.getValueType() != MemVT) { in visitICmp()
4643 DAG.getAtomic(NT, dl, MemVT, InChain, in visitAtomicRMW()
4677 I.getAlign().value() < MemVT.getSizeInBits() / 8) in visitAtomicLoad()
4694 if (MemVT != VT) in visitAtomicLoad()
4706 SDValue L = DAG.getAtomic(ISD::ATOMIC_LOAD, dl, MemVT, MemVT, InChain, in visitAtomicLoad()
4710 if (MemVT != VT) in visitAtomicLoad()
4726 EVT MemVT = in visitAtomicStore() local
4740 if (Val.getValueType() != MemVT) in visitAtomicStore()
[all …]
H A DLegalizeVectorTypes.cpp1148 if (MemVT.isScalableVector()) { in IncrementPointer()
6244 for (EVT MemVT : reverse(MVT::integer_valuetypes())) { in findMemType() local
6245 unsigned MemVTWidth = MemVT.getSizeInBits(); in findMemType()
6246 if (MemVT.getSizeInBits() <= WidenEltWidth) in findMemType()
6256 return MemVT; in findMemType()
6257 RetVT = MemVT; in findMemType()
6265 for (EVT MemVT : reverse(MVT::vector_valuetypes())) { in findMemType() local
6267 if (Scalable != MemVT.isScalableVector()) in findMemType()
6273 WidenEltVT == MemVT.getVectorElementType() && in findMemType()
6279 return MemVT; in findMemType()
[all …]
H A DLegalizeDAG.cpp510 EVT MemVT = ST->getMemoryVT(); in LegalizeStoreOps() local
512 if (!TLI.allowsMemoryAccessForAlignment(*DAG.getContext(), DL, MemVT, in LegalizeStoreOps()
620 EVT MemVT = ST->getMemoryVT(); in LegalizeStoreOps() local
623 if (!TLI.allowsMemoryAccessForAlignment(*DAG.getContext(), DL, MemVT, in LegalizeStoreOps()
681 EVT MemVT = LD->getMemoryVT(); in LegalizeLoadOps() local
866 EVT MemVT = LD->getMemoryVT(); in LegalizeLoadOps() local
868 if (!TLI.allowsMemoryAccess(*DAG.getContext(), DL, MemVT, in LegalizeLoadOps()
1479 EVT MemVT = isa<BuildVectorSDNode>(Node) ? VT.getVectorElementType() in ExpandVectorBuildThroughStack() local
1489 unsigned TypeByteSize = MemVT.getSizeInBits() / 8; in ExpandVectorBuildThroughStack()
1495 MemVT.bitsLT(Node->getOperand(0).getValueType()); in ExpandVectorBuildThroughStack()
[all …]
/llvm-project-15.0.7/llvm/lib/Target/X86/
H A DX86ISelLowering.h1029 bool mergeStoresAfterLegalization(EVT MemVT) const override { in mergeStoresAfterLegalization() argument
1030 return !MemVT.isVector(); in mergeStoresAfterLegalization()
1033 bool canMergeStoresTo(unsigned AddressSpace, EVT MemVT,
1383 bool storeOfVectorConstantIsCheap(EVT MemVT, unsigned NumElem, in storeOfVectorConstantIsCheap() argument
H A DX86ISelDAGToDAG.cpp1308 SDValue MemTmp = CurDAG->CreateStackTemporary(MemVT); in PreprocessISelDAG()
1364 SDValue MemTmp = CurDAG->CreateStackTemporary(MemVT); in PreprocessISelDAG()
1386 assert(SrcVT == MemVT && "Unexpected VT!"); in PreprocessISelDAG()
1395 X86ISD::FLD, dl, VTs, Ops, MemVT, MPI, in PreprocessISelDAG()
1403 assert(DstVT == MemVT && "Unexpected VT!"); in PreprocessISelDAG()
3239 EVT MemVT = StoreNode->getMemoryVT(); in foldLoadStoreIntoMemOperand() local
3240 if (MemVT != MVT::i64 && MemVT != MVT::i32 && MemVT != MVT::i16 && in foldLoadStoreIntoMemOperand()
3241 MemVT != MVT::i8) in foldLoadStoreIntoMemOperand()
3285 switch (MemVT.getSimpleVT().SimpleTy) { in foldLoadStoreIntoMemOperand()
3422 (MemVT == MVT::i64 && !isInt<32>(OperandV) && in foldLoadStoreIntoMemOperand()
[all …]
/llvm-project-15.0.7/llvm/lib/Target/SystemZ/
H A DSystemZISelDAGToDAG.cpp1344 EVT MemVT = StoreNode->getMemoryVT(); in tryFoldLoadStoreIntoMemOperand() local
1354 if (MemVT == MVT::i32) in tryFoldLoadStoreIntoMemOperand()
1356 else if (MemVT == MVT::i64) in tryFoldLoadStoreIntoMemOperand()
1365 if (MemVT == MVT::i32) in tryFoldLoadStoreIntoMemOperand()
1367 else if (MemVT == MVT::i64) in tryFoldLoadStoreIntoMemOperand()
1389 Operand = CurDAG->getTargetConstant(OperandV, DL, MemVT); in tryFoldLoadStoreIntoMemOperand()
H A DSystemZISelLowering.cpp4257 EVT MemVT = Node->getMemoryVT(); in lowerATOMIC_LOAD_SUB() local
4258 if (MemVT == MVT::i32 || MemVT == MVT::i64) { in lowerATOMIC_LOAD_SUB()
4260 assert(Op.getValueType() == MemVT && "Mismatched VTs"); in lowerATOMIC_LOAD_SUB()
4270 NegSrc2 = DAG.getConstant(Value, DL, MemVT); in lowerATOMIC_LOAD_SUB()
4273 NegSrc2 = DAG.getNode(ISD::SUB, DL, MemVT, DAG.getConstant(0, DL, MemVT), in lowerATOMIC_LOAD_SUB()
4277 return DAG.getAtomic(ISD::ATOMIC_LOAD_ADD, DL, MemVT, in lowerATOMIC_LOAD_SUB()
6390 EVT MemVT = SN->getMemoryVT(); in combineSTORE() local
6395 if (MemVT.isInteger() && SN->isTruncatingStore()) { in combineSTORE()
6423 Ops, MemVT, SN->getMemOperand()); in combineSTORE()
6503 FindReplicatedImm(C, MemVT.getStoreSize()); in combineSTORE()
[all …]
/llvm-project-15.0.7/llvm/lib/Target/AArch64/
H A DAArch64ISelLowering.cpp4972 MemVT = MemVT.changeVectorElementTypeToInteger(); in LowerMGATHER()
4994 MemVT = ContainerVT.changeVectorElementType(MemVT.getVectorElementType()); in LowerMGATHER()
5061 MemVT = MemVT.changeVectorElementTypeToInteger(); in LowerMSCATTER()
5085 MemVT = ContainerVT.changeVectorElementType(MemVT.getVectorElementType()); in LowerMSCATTER()
5190 MemVT == MVT::v4i8) { in LowerSTORE()
5909 MVT MemVT = VA.getValVT(); in LowerFormalArguments() local
5916 MemVT = VA.getLocVT(); in LowerFormalArguments()
5921 MemVT = VA.getLocVT(); in LowerFormalArguments()
14917 EVT MemVT; in performSVEAndCombine() local
20995 MemVT = MemVT.changeTypeToInteger(); in LowerFixedLengthVectorLoadToSVE()
[all …]
H A DAArch64ISelLowering.h738 bool canMergeStoresTo(unsigned AddressSpace, EVT MemVT, in canMergeStoresTo() argument
746 return (MemVT.getSizeInBits() <= 64); in canMergeStoresTo()
H A DAArch64SVEInstrInfo.td2677 SDPatternOperator Load, ValueType PredTy, ValueType MemVT, ComplexPattern AddrCP> {
2680 def : Pat<(Ty (Load (PredTy PPR:$gp), (AddrCP GPR64:$base, GPR64:$offset), MemVT)),
2686 …def : Pat<(Ty (Load (PredTy PPR:$gp), (am_sve_indexed_s4 GPR64sp:$base, simm4s1:$offset), MemVT)),
2691 def : Pat<(Ty (Load (PredTy PPR:$gp), GPR64:$base, MemVT)),
2728 …def : Pat<(Ty (Load (PredTy PPR:$gp), (am_sve_indexed_s4 GPR64sp:$base, simm4s1:$offset), MemVT)),
2733 def : Pat<(Ty (Load (PredTy PPR:$gp), GPR64:$base, MemVT)),
2768 def : Pat<(Ty (Load (PredTy PPR:$gp), (AddrCP GPR64:$base, GPR64:$offset), MemVT)),
2773 def : Pat<(Ty (Load (PredTy PPR:$gp), GPR64:$base, MemVT)),
2809 … SDPatternOperator Store, ValueType PredTy, ValueType MemVT, ComplexPattern AddrCP> {
2812 def : Pat<(Store (Ty ZPR:$vec), (AddrCP GPR64:$base, GPR64:$offset), (PredTy PPR:$gp), MemVT),
[all …]
/llvm-project-15.0.7/llvm/lib/Target/ARM/
H A DARMISelLowering.h684 bool canMergeStoresTo(unsigned AddressSpace, EVT MemVT, in canMergeStoresTo() argument
687 return (MemVT.getSizeInBits() <= 32); in canMergeStoresTo()
/llvm-project-15.0.7/llvm/lib/Target/Mips/
H A DMipsISelLowering.cpp2664 EVT VT = LD->getValueType(0), MemVT = LD->getMemoryVT(); in createLoadLR() local
2674 return DAG.getMemIntrinsicNode(Opc, DL, VTList, Ops, MemVT, in createLoadLR()
2681 EVT MemVT = LD->getMemoryVT(); in lowerLOAD() local
2687 if ((LD->getAlign().value() >= (MemVT.getSizeInBits() / 8)) || in lowerLOAD()
2688 ((MemVT != MVT::i32) && (MemVT != MVT::i64))) in lowerLOAD()
2746 EVT MemVT = SD->getMemoryVT(), BasePtrVT = Ptr.getValueType(); in createStoreLR() local
2755 return DAG.getMemIntrinsicNode(Opc, DL, VTList, Ops, MemVT, in createStoreLR()
2807 EVT MemVT = SD->getMemoryVT(); in lowerSTORE() local
2811 (SD->getAlign().value() < (MemVT.getSizeInBits() / 8)) && in lowerSTORE()
2812 ((MemVT == MVT::i32) || (MemVT == MVT::i64))) in lowerSTORE()
/llvm-project-15.0.7/llvm/lib/Target/PowerPC/
H A DPPCISelLowering.cpp2946 EVT MemVT = LD->getMemoryVT(); in usePartialVectorLoads() local
2947 if (!MemVT.isSimple()) in usePartialVectorLoads()
8283 if (LD->getMemoryVT() != MemVT) in canReuseLoadAddress()
9153 if (MemVT == MVT::i32) { in isValidSplatLoad()
10732 if (MemVT.getSizeInBits() >= 32) in LowerATOMIC_CMP_SWAP()
10762 EVT MemVT = N->getMemoryVT(); in LowerATOMIC_LOAD_STORE() local
16624 if ((MemVT == MVT::i1 || MemVT == MVT::i8 || MemVT == MVT::i16 || in isZExtFree()
17703 EVT MemVT = MN->getMemoryVT(); in computeMOFlags() local
17705 if (MemVT.isScalarInteger()) { in computeMOFlags()
17714 } else if (MemVT.isVector() && !MemVT.isFloatingPoint()) { // Integer vectors. in computeMOFlags()
[all …]

12