| /llvm-project-15.0.7/llvm/lib/Target/AMDGPU/ |
| H A D | AMDGPUInstrInfo.h | 35 unsigned Intr; member 39 const RsrcIntrinsic *lookupRsrcIntrinsic(unsigned Intr); 42 unsigned Intr; member 45 const D16ImageDimIntrinsic *lookupD16ImageDimIntrinsic(unsigned Intr); 48 unsigned Intr; member 81 const ImageDimIntrinsicInfo *getImageDimIntrinsicInfo(unsigned Intr);
|
| H A D | AMDGPUPromoteAlloca.cpp | 995 Builder.SetInsertPoint(Intr); in handleAlloca() 1000 Intr->eraseFromParent(); in handleAlloca() 1007 DeferredIntrs.push_back(Intr); in handleAlloca() 1014 Intr->eraseFromParent(); in handleAlloca() 1021 Intr->eraseFromParent(); in handleAlloca() 1030 {Intr->getType(), in handleAlloca() 1036 {Src, Intr->getOperand(1), Intr->getOperand(2), Intr->getOperand(3)}); in handleAlloca() 1038 Intr->eraseFromParent(); in handleAlloca() 1042 Intr->print(errs()); in handleAlloca() 1048 Builder.SetInsertPoint(Intr); in handleAlloca() [all …]
|
| H A D | InstCombineTables.td | 6 let Fields = ["Intr"]; 8 let PrimaryKey = ["Intr"];
|
| H A D | AMDGPUSearchableTables.td | 14 Intrinsic Intr = !cast<Intrinsic>(intr); 21 let Fields = ["Intr", "RsrcArg", "IsImage"]; 23 let PrimaryKey = ["Intr"]; 214 Intrinsic Intr = intr; 219 let Fields = ["Intr"]; 221 let PrimaryKey = ["Intr"];
|
| H A D | AMDGPULegalizerInfo.cpp | 4759 auto EndIdx = Intr->VAddrEnd; in packImage16bitOpsToDwords() 4768 if ((I < Intr->GradientStart) || in packImage16bitOpsToDwords() 4769 (I >= Intr->GradientStart && I < Intr->CoordStart && !IsG16) || in packImage16bitOpsToDwords() 4770 (I >= Intr->CoordStart && !IsA16)) { in packImage16bitOpsToDwords() 4771 if ((I < Intr->GradientStart) && IsA16 && in packImage16bitOpsToDwords() 4780 assert((!IsA16 || Intr->NumBiasArgs == 0 || I != Intr->BiasIndex) && in packImage16bitOpsToDwords() 4790 ((Intr->NumGradients / 2) % 2 == 1 && in packImage16bitOpsToDwords() 4961 if (Intr->NumVAddrs > 1) { in legalizeImageIntrinsic() 4979 for (unsigned I = Intr->VAddrStart; I < Intr->VAddrEnd; I++) { in legalizeImageIntrinsic() 4988 if (I - Intr->VAddrStart < NumPacked) in legalizeImageIntrinsic() [all …]
|
| H A D | AMDGPUInstCombineIntrinsic.cpp | 30 unsigned Intr; member 165 II, II, NewImageDimIntr->Intr, IC, [&](auto &Args, auto &ArgTys) { in simplifyAMDGCNImageIntrinsic() 182 II, II, NewImageDimIntr->Intr, IC, [&](auto &Args, auto &ArgTys) { in simplifyAMDGCNImageIntrinsic() 199 II, II, NewImageDimIntr->Intr, IC, [&](auto &Args, auto &ArgTys) { in simplifyAMDGCNImageIntrinsic() 217 II, II, NewImageDimIntr->Intr, IC, [&](auto &Args, auto &ArgTys) { in simplifyAMDGCNImageIntrinsic() 241 return modifyIntrinsicCall(II, *User, ImageDimIntr->Intr, IC, in simplifyAMDGCNImageIntrinsic()
|
| H A D | AMDGPUInstructionSelector.cpp | 1548 MachineInstr &MI, const AMDGPU::ImageDimIntrinsicInfo *Intr) const { in selectImageIntrinsic() 1553 AMDGPU::getMIMGBaseOpcodeInfo(Intr->BaseOpcode); in selectImageIntrinsic() 1556 unsigned IntrOpcode = Intr->BaseOpcode; in selectImageIntrinsic() 1612 DMask = MI.getOperand(ArgOffset + Intr->DMaskIndex).getImm(); in selectImageIntrinsic() 1632 AMDGPU::getMIMGG16MappingInfo(Intr->BaseOpcode); in selectImageIntrinsic() 1648 for (unsigned I = Intr->VAddrStart; I < Intr->VAddrEnd; I++) { in selectImageIntrinsic() 1739 MIB.addReg(MI.getOperand(ArgOffset + Intr->RsrcIndex).getReg()); in selectImageIntrinsic() 1741 MIB.addReg(MI.getOperand(ArgOffset + Intr->SampIndex).getReg()); in selectImageIntrinsic() 3549 const AMDGPU::ImageDimIntrinsicInfo *Intr in select() local 3551 assert(Intr && "not an image intrinsic with image pseudo"); in select() [all …]
|
| H A D | SIISelLowering.cpp | 5172 if (Intr->getOpcode() == ISD::SETCC) { in LowerBRCOND() 5174 SetCC = Intr; in LowerBRCOND() 5184 unsigned CFNode = isCFIntrinsic(Intr); in LowerBRCOND() 5203 Ops.append(Intr->op_begin() + (HaveChain ? 2 : 1), Intr->op_end()); in LowerBRCOND() 5206 ArrayRef<EVT> Res(Intr->value_begin() + 1, Intr->value_end()); in LowerBRCOND() 5249 SDValue(Intr, Intr->getNumValues() - 1), in LowerBRCOND() 5250 Intr->getOperand(0)); in LowerBRCOND() 6331 unsigned IntrOpcode = Intr->BaseOpcode; in lowerImage() 6432 for (unsigned I = Intr->VAddrStart; I < Intr->GradientStart; I++) { in lowerImage() 6442 assert((!IsA16 || Intr->NumBiasArgs == 0 || I != Intr->BiasIndex) && in lowerImage() [all …]
|
| H A D | SIISelLowering.h | 73 SDValue lowerImage(SDValue Op, const AMDGPU::ImageDimIntrinsicInfo *Intr, 217 unsigned isCFIntrinsic(const SDNode *Intr) const;
|
| H A D | AMDGPUInstructionSelector.h | 125 const AMDGPU::ImageDimIntrinsicInfo *Intr) const;
|
| H A D | MIMGInstructions.td | 1384 Intrinsic Intr = I; 1423 …let Fields = ["Intr", "BaseOpcode", "Dim", "NumOffsetArgs", "NumBiasArgs", "NumZCompareArgs", "Num… 1430 let PrimaryKey = ["Intr"];
|
| /llvm-project-15.0.7/llvm/test/TableGen/ |
| H A D | cast.td | 72 multiclass arith<bits<8> opcode, string asmstr, string Intr> { 75 … [(set VR128:$dst, (!cast<Intrinsic>(!strconcat(Intr, "_ps")) VR128:$src1, VR128:$src2))]>; 79 … [(set VR128:$dst, (!cast<Intrinsic>(!strconcat(Intr, "_pd")) VR128:$src1, VR128:$src2))]>; 84 class IntInst<bits<8> opcode, string asmstr, Intrinsic Intr> : 87 [(set VR128:$dst, (Intr VR128:$src1, VR128:$src2))]>; 90 multiclass arith_int<bits<8> opcode, string asmstr, string Intr> { 91 def PS_Int : IntInst<opcode, asmstr, !cast<Intrinsic>(!strconcat(Intr, "_ps"))>; 93 def PD_Int : IntInst<opcode, asmstr, !cast<Intrinsic>(!strconcat(Intr, "_pd"))>;
|
| H A D | searchabletables-intrinsic.td | 52 let SearchableFields = ["Intr"]; 55 Intrinsic Intr = !cast<Intrinsic>(intr); 72 // CHECK-LABEL: lookupTableByIntr(unsigned Intr) {
|
| H A D | intrin-properties.td | 19 // CHECK: [[I:[0-9]+]], // llvm.tgtest.Intr<PROP> 23 Intrinsic<[llvm_i32_ty], [llvm_ptr_ty], [Intr<PROP>]>;
|
| /llvm-project-15.0.7/clang/utils/TableGen/ |
| H A D | NeonEmitter.cpp | 514 Intrinsic &Intr; member in __anonc6b5f5bf0111::Intrinsic::DagEmitter 519 Intr(Intr), CallPrefix(CallPrefix) { in DagEmitter() 1546 while (Intr.Variables.find(N) != Intr.Variables.end()) in emitDagCast() 1548 Intr.Variables[N] = Variable(R.first, N + Intr.VariablePostfix); in emitDagCast() 1550 Intr.OS << R.first.str() << " " << Intr.Variables[N].getName() << " = " in emitDagCast() 1552 Intr.emitNewLine(); in emitDagCast() 1679 Type T = Intr.getBaseType(); in emitDagDup() 1749 assert_with_loc(Intr.Variables.find(N) == Intr.Variables.end(), in emitDagSaveTemp() 1751 Intr.Variables[N] = Variable(A.first, N + Intr.VariablePostfix); in emitDagSaveTemp() 1761 std::string S = Intr.Name; in emitDagNameReplace() [all …]
|
| /llvm-project-15.0.7/llvm/lib/Target/Hexagon/ |
| H A D | HexagonOptimizeSZextends.cpp | 116 Value *Intr = Shl->getOperand(0); in runOnFunction() local 124 if (IntrinsicInst *I = dyn_cast<IntrinsicInst>(Intr)) { in runOnFunction()
|
| /llvm-project-15.0.7/llvm/lib/Transforms/Utils/ |
| H A D | AssumeBundleBuilder.cpp | 133 IntrinsicInst *Intr = cast<IntrinsicInst>(Assume); in tryToPreserveWithoutAddingAssume() local 134 ToUpdate = &Intr->op_begin()[Bundle->Begin + ABA_Argument]; in tryToPreserveWithoutAddingAssume() 299 if (auto *Intr = Builder.build()) { in salvageKnowledge() local 300 Intr->insertBefore(I); in salvageKnowledge() 302 AC->registerAssumption(Intr); in salvageKnowledge()
|
| /llvm-project-15.0.7/llvm/lib/Analysis/ |
| H A D | AssumeBundleQueries.cpp | 136 auto *Intr = cast<IntrinsicInst>(U->getUser()); in getBundleFromUse() local 137 return &Intr->getBundleOpInfoForOperand(U->getOperandNo()); in getBundleFromUse()
|
| /llvm-project-15.0.7/llvm/lib/Target/SPIRV/ |
| H A D | SPIRVEmitIntrinsics.cpp | 123 IntrinsicInst *Intr = dyn_cast<IntrinsicInst>(I); in requireAssignType() local 124 if (Intr) { in requireAssignType() 125 switch (Intr->getIntrinsicID()) { in requireAssignType()
|
| /llvm-project-15.0.7/llvm/utils/TableGen/ |
| H A D | SearchableTableEmitter.cpp | 144 std::unique_ptr<CodeGenIntrinsic> &Intr = Intrinsics[I]; in getIntrinsic() local 145 if (!Intr) in getIntrinsic() 146 Intr = std::make_unique<CodeGenIntrinsic>(cast<DefInit>(I)->getDef(), in getIntrinsic() 148 return *Intr; in getIntrinsic()
|
| /llvm-project-15.0.7/llvm/lib/Transforms/Scalar/ |
| H A D | GVNHoist.cpp | 1205 if (auto *Intr = dyn_cast<IntrinsicInst>(Call)) { in hoistExpressions() local 1206 if (isa<DbgInfoIntrinsic>(Intr) || in hoistExpressions() 1207 Intr->getIntrinsicID() == Intrinsic::assume || in hoistExpressions() 1208 Intr->getIntrinsicID() == Intrinsic::sideeffect) in hoistExpressions()
|
| /llvm-project-15.0.7/llvm/lib/Target/NVPTX/ |
| H A D | NVPTXIntrinsics.td | 147 Intrinsic Intr = !cast<Intrinsic>(IntrName); 171 !subst(ins, Intr, 656 Intrinsic Intr = I; 943 Intrinsic Intr = I; 1921 multiclass ATOM2P_impl<string AsmStr, Intrinsic Intr, 1944 multiclass ATOM3P_impl<string AsmStr, Intrinsic Intr, 6405 class BuildPatternI<Intrinsic Intr, dag Ins> { 6411 !subst(ins, Intr, tmp))))); 6415 class BuildPatternPF<PatFrag Intr, dag Ins> { 6427 Intrinsic Intr = !cast<Intrinsic>(_Intr); [all …]
|
| /llvm-project-15.0.7/llvm/lib/Target/Mips/ |
| H A D | MipsSEISelLowering.cpp | 2285 static SDValue lowerMSALoadIntr(SDValue Op, SelectionDAG &DAG, unsigned Intr, in lowerMSALoadIntr() argument 2307 unsigned Intr = cast<ConstantSDNode>(Op->getOperand(1))->getZExtValue(); in lowerINTRINSIC_W_CHAIN() local 2308 switch (Intr) { in lowerINTRINSIC_W_CHAIN() 2355 return lowerMSALoadIntr(Op, DAG, Intr, Subtarget); in lowerINTRINSIC_W_CHAIN() 2359 static SDValue lowerMSAStoreIntr(SDValue Op, SelectionDAG &DAG, unsigned Intr, in lowerMSAStoreIntr() argument 2382 unsigned Intr = cast<ConstantSDNode>(Op->getOperand(1))->getZExtValue(); in lowerINTRINSIC_VOID() local 2383 switch (Intr) { in lowerINTRINSIC_VOID() 2390 return lowerMSAStoreIntr(Op, DAG, Intr, Subtarget); in lowerINTRINSIC_VOID()
|
| /llvm-project-15.0.7/llvm/lib/Transforms/InstCombine/ |
| H A D | InstCombineCalls.cpp | 476 while (auto *Intr = dyn_cast<IntrinsicInst>(StrippedInvariantGroupsArg)) { in simplifyInvariantGroupIntrinsic() local 477 if (Intr->getIntrinsicID() != Intrinsic::launder_invariant_group && in simplifyInvariantGroupIntrinsic() 478 Intr->getIntrinsicID() != Intrinsic::strip_invariant_group) in simplifyInvariantGroupIntrinsic() 480 StrippedInvariantGroupsArg = Intr->getArgOperand(0)->stripPointerCasts(); in simplifyInvariantGroupIntrinsic()
|
| /llvm-project-15.0.7/llvm/lib/Target/AMDGPU/Utils/ |
| H A D | AMDGPUBaseInfo.cpp | 2375 unsigned Intr; member 2377 const SourceOfDivergence *lookupSourceOfDivergence(unsigned Intr);
|