Home
last modified time | relevance | path

Searched refs:IRTranslator (Results 1 – 23 of 23) sorted by relevance

/llvm-project-15.0.7/llvm/lib/CodeGen/GlobalISel/
H A DIRTranslator.cpp96 char IRTranslator::ID = 0;
125 IRTranslator::IRTranslator(CodeGenOpt::Level optlevel) in IRTranslator() function in IRTranslator
180 IRTranslator::ValueToVRegInfo::VRegListT &
181 IRTranslator::allocateVRegs(const Value &Val) { in allocateVRegs()
374 void IRTranslator::emitBranchForMergedCondition( in emitBranchForMergedCondition()
410 void IRTranslator::findMergedConditions( in findMergedConditions()
536 bool IRTranslator::shouldEmitAsBranches( in shouldEmitAsBranches()
1116 bool IRTranslator::lowerBitTestWorkItem( in lowerBitTestWorkItem()
2485 bool IRTranslator::findUnwindDestinations( in findUnwindDestinations()
2971 void IRTranslator::finishPendingPhis() { in finishPendingPhis()
[all …]
H A DCMakeLists.txt10 IRTranslator.cpp
/llvm-project-15.0.7/llvm/test/Other/
H A Dprint-changed-machine.ll5 ; VERBOSE: *** IR Dump After IRTranslator (irtranslator) on foo ***
18 ; VERBOSE-BAR: *** IR Dump After IRTranslator (irtranslator) on bar ***
23 ; QUIET: *** IR Dump After IRTranslator (irtranslator) on foo ***
/llvm-project-15.0.7/llvm/docs/GlobalISel/
H A DIRTranslator.rst3 IRTranslator title
43 agreed that the IRTranslator should be able to lower target intrinsics in a
52 The ``IRTranslator`` also implements the ABI's calling convention by lowering
H A DPipeline.rst9 IRTranslator
20 :doc:`IRTranslator`
54 IRTranslator
H A Dindex.rst63 IRTranslator
/llvm-project-15.0.7/llvm/test/CodeGen/AMDGPU/GlobalISel/
H A Dirtranslator-non-integral-address-spaces.ll4 ; Check that the CSEMIRBuilder doesn't fold away the getelementptr during IRTranslator
19 ; Check that the CSEMIRBuilder doesn't fold away the getelementptr during IRTranslator
H A Dirtranslator-sibling-call.ll3 ; This is a copy of sibling-call.ll, but stops after the IRTranslator.
/llvm-project-15.0.7/llvm/include/llvm/CodeGen/GlobalISel/
H A DIRTranslator.h62 class IRTranslator : public MachineFunctionPass {
588 GISelSwitchLowering(IRTranslator *irt, FunctionLoweringInfo &funcinfo) in GISelSwitchLowering()
602 IRTranslator *IRT;
702 IRTranslator(CodeGenOpt::Level OptLevel = CodeGenOpt::None);
/llvm-project-15.0.7/llvm/utils/gn/secondary/llvm/lib/CodeGen/GlobalISel/
H A DBUILD.gn23 "IRTranslator.cpp",
/llvm-project-15.0.7/llvm/test/CodeGen/AArch64/GlobalISel/
H A Dgisel-commandline-option.ll59 ; ENABLED: IRTranslator
86 ; DISABLED-NOT: IRTranslator
H A Dgisel-commandline-option-fastisel.ll25 ; DISABLED-NOT: IRTranslator
/llvm-project-15.0.7/llvm/lib/Target/SPIRV/
H A DSPIRVTargetMachine.cpp154 addPass(new IRTranslator(getOptLevel())); in addIRTranslator()
/llvm-project-15.0.7/llvm/lib/Target/M68k/
H A DM68kTargetMachine.cpp169 addPass(new IRTranslator()); in addIRTranslator()
/llvm-project-15.0.7/llvm/lib/Target/RISCV/
H A DRISCVTargetMachine.cpp217 addPass(new IRTranslator(getOptLevel())); in addIRTranslator()
/llvm-project-15.0.7/llvm/test/CodeGen/AArch64/
H A DO0-pipeline.ll33 ; CHECK-NEXT: IRTranslator
/llvm-project-15.0.7/llvm/lib/Target/Mips/
H A DMipsTargetMachine.cpp327 addPass(new IRTranslator(getOptLevel())); in addIRTranslator()
/llvm-project-15.0.7/llvm/lib/Target/X86/
H A DX86TargetMachine.cpp475 addPass(new IRTranslator(getOptLevel())); in addIRTranslator()
/llvm-project-15.0.7/llvm/lib/Target/ARM/
H A DARMTargetMachine.cpp492 addPass(new IRTranslator(getOptLevel())); in addIRTranslator()
/llvm-project-15.0.7/llvm/lib/Target/PowerPC/
H A DPPCTargetMachine.cpp602 addPass(new IRTranslator()); in addIRTranslator()
/llvm-project-15.0.7/llvm/lib/Target/AArch64/
H A DAArch64TargetMachine.cpp650 addPass(new IRTranslator(getOptLevel())); in addIRTranslator()
/llvm-project-15.0.7/llvm/lib/Target/AMDGPU/
H A DAMDGPUTargetMachine.cpp1230 addPass(new IRTranslator(getOptLevel())); in addIRTranslator()
/llvm-project-15.0.7/llvm/test/CodeGen/ARM/GlobalISel/
H A Darm-irtranslator.ll558 ; Make sure the IRTranslator doesn't use an unnecessarily large GEP index type