Searched refs:AssignedReg (Results 1 – 6 of 6) sorted by relevance
| /llvm-project-15.0.7/llvm/lib/CodeGen/GlobalISel/ |
| H A D | InlineAsmLowering.cpp | 94 Register AssignedReg; in getRegistersForValue() local
96 std::tie(AssignedReg, RC) = TLI.getRegForInlineAsmConstraint( in getRegistersForValue()
122 if (AssignedReg) { in getRegistersForValue()
123 for (; *I != AssignedReg; ++I) in getRegistersForValue()
131 Register R = AssignedReg ? Register(*I) : RegInfo.createVirtualRegister(RC); in getRegistersForValue()
|
| /llvm-project-15.0.7/llvm/lib/Target/PowerPC/ |
| H A D | PPCFastISel.cpp | 607 Register AssignedReg = FuncInfo.ValueMap[I]; in SelectLoad() local
609 AssignedReg ? MRI.getRegClass(AssignedReg) : nullptr; in SelectLoad()
1174 Register AssignedReg = FuncInfo.ValueMap[I]; in PPCMoveToIntReg() local
1176 AssignedReg ? MRI.getRegClass(AssignedReg) : nullptr; in PPCMoveToIntReg()
1280 Register AssignedReg = FuncInfo.ValueMap[I]; in SelectBinaryIntOp() local
1282 (AssignedReg ? MRI.getRegClass(AssignedReg) : in SelectBinaryIntOp()
1925 Register AssignedReg = FuncInfo.ValueMap[I]; in SelectIntExt() local
1927 (AssignedReg ? MRI.getRegClass(AssignedReg) : in SelectIntExt()
|
| /llvm-project-15.0.7/llvm/lib/CodeGen/ |
| H A D | RegAllocFast.cpp | 286 MCPhysReg AssignedReg, bool Kill, bool LiveOut);
424 MCPhysReg AssignedReg, bool Kill, bool LiveOut) { in spill() argument
426 << " in " << printReg(AssignedReg, TRI)); in spill()
431 TII->storeRegToStackSlot(*MBB, Before, AssignedReg, Kill, FI, &RC, TRI); in spill()
|
| H A D | RegAllocGreedy.cpp | 1666 MCRegister AssignedReg = VRM.getPhys(Intf.reg()); in assignedRegPartiallyOverlaps() local
1667 if (PhysReg == AssignedReg) in assignedRegPartiallyOverlaps()
1669 return TRI.regsOverlap(PhysReg, AssignedReg); in assignedRegPartiallyOverlaps()
|
| /llvm-project-15.0.7/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | FastISel.cpp | 368 Register &AssignedReg = FuncInfo.ValueMap[I]; in updateValueMap() local
369 if (!AssignedReg) in updateValueMap()
371 AssignedReg = Reg; in updateValueMap()
372 else if (Reg != AssignedReg) { in updateValueMap()
375 FuncInfo.RegFixups[AssignedReg + i] = Reg + i; in updateValueMap()
379 AssignedReg = Reg; in updateValueMap()
|
| H A D | SelectionDAGBuilder.cpp | 8520 unsigned AssignedReg; in getRegistersForValue() local
8522 std::tie(AssignedReg, RC) = TLI.getRegForInlineAsmConstraint( in getRegistersForValue()
8593 if (AssignedReg) { in getRegistersForValue()
8594 I = std::find(I, RC->end(), AssignedReg); in getRegistersForValue()
8598 return {AssignedReg}; in getRegistersForValue()
8604 Register R = AssignedReg ? Register(*I) : RegInfo.createVirtualRegister(RC); in getRegistersForValue()
|