| /llvm-project-15.0.7/llvm/unittests/CodeGen/ |
| H A D | AllocationOrderTest.cpp | 15 std::vector<MCPhysReg> loadOrder(const AllocationOrder &O, unsigned Limit = 0) { in loadOrder()
30 AllocationOrder O(std::move(Hints), Order, false); in TEST()
37 AllocationOrder O(std::move(Hints), Order, false); in TEST()
44 AllocationOrder O(std::move(Hints), Order, true); in TEST()
51 AllocationOrder O(std::move(Hints), Order, false); in TEST()
60 AllocationOrder O(std::move(Hints), Order, false); in TEST()
70 AllocationOrder O(std::move(Hints), Order, true); in TEST()
77 AllocationOrder O(std::move(Hints), Order, false); in TEST()
84 AllocationOrder O(std::move(Hints), Order, false); in TEST()
93 AllocationOrder O(std::move(Hints), Order, false); in TEST()
[all …]
|
| /llvm-project-15.0.7/llvm/lib/CodeGen/ |
| H A D | RegAllocGreedy.h | 43 class AllocationOrder; variable
323 const AllocationOrder &Order);
334 MCRegister tryAssign(const LiveInterval &, AllocationOrder &,
336 MCRegister tryEvict(const LiveInterval &, AllocationOrder &,
339 MCRegister tryRegionSplit(const LiveInterval &, AllocationOrder &,
343 AllocationOrder &Order,
356 unsigned tryBlockSplit(const LiveInterval &, AllocationOrder &,
358 unsigned tryInstructionSplit(const LiveInterval &, AllocationOrder &,
360 unsigned tryLocalSplit(const LiveInterval &, AllocationOrder &,
362 unsigned trySplit(const LiveInterval &, AllocationOrder &,
[all …]
|
| H A D | AllocationOrder.h | 30 class LLVM_LIBRARY_VISIBILITY AllocationOrder {
45 const AllocationOrder &AO;
49 Iterator(const AllocationOrder &AO, int Pos) : AO(AO), Pos(Pos) {} in Iterator()
84 static AllocationOrder create(unsigned VirtReg, const VirtRegMap &VRM,
90 AllocationOrder(SmallVector<MCPhysReg, 16> &&Hints, ArrayRef<MCPhysReg> Order, in AllocationOrder() function
|
| H A D | AllocationOrder.cpp | 29 AllocationOrder AllocationOrder::create(unsigned VirtReg, const VirtRegMap &VRM, in create()
52 return AllocationOrder(std::move(Hints), Order, HardHints); in create()
|
| H A D | RegAllocEvictionAdvisor.h | 22 class AllocationOrder; variable
109 const LiveInterval &VirtReg, const AllocationOrder &Order,
130 const AllocationOrder &Order,
210 const AllocationOrder &, uint8_t,
|
| H A D | RegAllocGreedy.cpp | 365 AllocationOrder &Order, in tryAssign()
420 AllocationOrder::create(VirtReg.reg(), *VRM, RegClassInfo, Matrix); in canReassign()
498 const AllocationOrder &Order, in getOrderLimit()
544 AllocationOrder &Order, in tryEvict()
1009 AllocationOrder &Order, in tryRegionSplit()
1042 AllocationOrder &Order, in calculateRegionSplitCost()
1174 AllocationOrder &Order, in tryBlockSplit()
1238 AllocationOrder &Order, in tryInstructionSplit()
1381 AllocationOrder &Order, in tryLocalSplit()
1768 AllocationOrder &Order, in tryLastChanceRecoloring()
[all …]
|
| H A D | MLRegallocEvictAdvisor.cpp | 268 const AllocationOrder &Order,
284 const LiveInterval &VirtReg, const AllocationOrder &Order,
395 const LiveInterval &VirtReg, const AllocationOrder &Order,
521 const LiveInterval &, const AllocationOrder &, unsigned, uint8_t, in tryFindEvictionCandidatePosition() argument
596 const LiveInterval &VirtReg, const AllocationOrder &Order, in tryFindEvictionCandidate()
846 const LiveInterval &VirtReg, const AllocationOrder &Order, in tryFindEvictionCandidatePosition()
|
| H A D | RegisterScavenging.cpp | 359 const LiveRegUnits &LiveOut, ArrayRef<MCPhysReg> AllocationOrder, in findSurvivorBackwards() argument
381 for (MCPhysReg Reg : AllocationOrder) { in findSurvivorBackwards()
399 for (MCPhysReg Reg : AllocationOrder) { in findSurvivorBackwards()
594 ArrayRef<MCPhysReg> AllocationOrder = RC.getRawAllocationOrder(MF); in scavengeRegisterBackwards() local
596 findSurvivorBackwards(*MRI, MBBI, To, LiveUnits, AllocationOrder, in scavengeRegisterBackwards()
|
| H A D | RegAllocFast.cpp | 799 ArrayRef<MCPhysReg> AllocationOrder = RegClassInfo.getOrder(&RC); in allocVirtReg() local
800 for (MCPhysReg PhysReg : AllocationOrder) { in allocVirtReg()
852 ArrayRef<MCPhysReg> AllocationOrder = RegClassInfo.getOrder(&RC); in allocVirtRegUndef() local
853 assert(!AllocationOrder.empty() && "Allocation order must not be empty"); in allocVirtRegUndef()
854 PhysReg = AllocationOrder[0]; in allocVirtRegUndef()
983 ArrayRef<MCPhysReg> AllocationOrder = RegClassInfo.getOrder(&RC); in useVirtReg() local
984 setPhysReg(MI, MO, *AllocationOrder.begin()); in useVirtReg()
|
| H A D | RegAllocEvictionAdvisor.cpp | 276 const LiveInterval &VirtReg, const AllocationOrder &Order, in tryFindEvictionCandidate()
|
| H A D | RegAllocBasic.cpp | 266 AllocationOrder::create(VirtReg.reg(), *VRM, RegClassInfo, Matrix); in selectOrSplit()
|
| H A D | CMakeLists.txt | 27 AllocationOrder.cpp
|
| /llvm-project-15.0.7/llvm/test/CodeGen/PowerPC/ |
| H A D | aix-csr-alloc.ll | 8 ; AIX-64: AllocationOrder(G8RC_and_G8RC_NOX0) = [ $x3 $x4 $x5 $x6 $x7 $x8 $x9 $x10 $x11 $x12 $x31 $…
9 ; AIX-64: AllocationOrder(G8RC) = [ $x3 $x4 $x5 $x6 $x7 $x8 $x9 $x10 $x11 $x12 $x0 $x31 $x30 $x29 $…
10 ; AIX-32: AllocationOrder(GPRC) = [ $r3 $r4 $r5 $r6 $r7 $r8 $r9 $r10 $r11 $r12 $r0 $r31 $r30 $r29 $…
11 ; AIX-32: AllocationOrder(GPRC_and_GPRC_NOR0) = [ $r3 $r4 $r5 $r6 $r7 $r8 $r9 $r10 $r11 $r12 $r31 $…
20 ; AIX-32: AllocationOrder(F4RC) = [ $f0 $f1 $f2 $f3 $f4 $f5 $f6 $f7 $f8 $f9 $f10 $f11 $f12 $f13 $f3…
26 ; AIX-64: AllocationOrder(VFRC) = [ $vf2 $vf3 $vf4 $vf5 $vf0 $vf1 $vf6 $vf7 $vf8 $vf9 $vf10 $vf11 $…
27 ; AIX-64: AllocationOrder(F8RC) = [ $f0 $f1 $f2 $f3 $f4 $f5 $f6 $f7 $f8 $f9 $f10 $f11 $f12 $f13 $f3…
|
| H A D | compute-regpressure.ll | 4 ; DEBUG-COUNT-1: AllocationOrder(VRSAVERC) = [ ]
|
| /llvm-project-15.0.7/llvm/test/CodeGen/ARM/ |
| H A D | favor-low-reg-for-Osize.ll | 9 ; DEBUG: AllocationOrder(GPR) = [ $r0 $r1 $r2 $r3 $r4 $r5 $r6 $r7 $r12 $lr $r8 $r9 $r10 $r1…
20 ; DEBUG: AllocationOrder(GPR) = [ $r0 $r1 $r2 $r3 $r12 $lr $r4 $r5 $r6 $r7 $r8 $r9 $r10 $r11 ]
|
| /llvm-project-15.0.7/llvm/utils/gn/secondary/llvm/lib/CodeGen/ |
| H A D | BUILD.gn | 21 "AllocationOrder.cpp",
|
| /llvm-project-15.0.7/llvm/lib/Target/PowerPC/ |
| H A D | PPCRegisterInfo.td | 431 // Make AllocationOrder as similar as G8RC's to avoid potential spilling.
|
| /llvm-project-15.0.7/clang/docs/tools/ |
| H A D | clang-formatted-files.txt | 5779 llvm/lib/CodeGen/AllocationOrder.cpp
5780 llvm/lib/CodeGen/AllocationOrder.h
|