Home
last modified time | relevance | path

Searched refs:Address (Results 1 – 25 of 1832) sorted by relevance

12345678910>>...74

/llvm-project-15.0.7/llvm/lib/Target/XCore/Disassembler/
H A DXCoreDisassembler.cpp83 uint64_t Address,
87 uint64_t Address,
91 uint64_t Address,
99 uint64_t Address,
107 uint64_t Address,
127 uint64_t Address,
197 uint64_t Address, in DecodeBitpOperand() argument
394 DecodeBitpOperand(Inst, Op2, Address, Decoder); in DecodeRUSBitpInstruction()
408 DecodeBitpOperand(Inst, Op2, Address, Decoder); in DecodeRUSSrcDstBitpInstruction()
558 DecodeBitpOperand(Inst, Op3, Address, Decoder); in Decode2RUSBitpInstruction()
[all …]
/llvm-project-15.0.7/llvm/lib/Target/ARM/Disassembler/
H A DARMDisassembler.cpp2830 tryAddingPcLoadReferenceComment(Address, Address + imm + 8, Decoder); in DecodeAddrModeImm12Operand()
2903 if (!tryAddingSymbolicOperand(Address, Address + imm32 + 4, in DecodeT2BInstruction()
2921 if (!tryAddingSymbolicOperand(Address, Address + SignExtend32<26>(imm) + 8, in DecodeBranchImmInstruction()
2927 if (!tryAddingSymbolicOperand(Address, Address + SignExtend32<26>(imm) + 8, in DecodeBranchImmInstruction()
3970 if (!tryAddingSymbolicOperand(Address, Address + SignExtend32<21>(Val) + 4, in DecodeT2BROperand()
3979 if (!tryAddingSymbolicOperand(Address, Address + (Val<<1) + 4, in DecodeThumbCmpBROperand()
4022 tryAddingPcLoadReferenceComment(Address, (Address & ~2u) + imm + 4, Decoder); in DecodeThumbAddrModePC()
4924 if (!tryAddingSymbolicOperand(Address, Address + SignExtend32<9>(Val<<1) + 4, in DecodeThumbBCCTargetOperand()
4948 if (!tryAddingSymbolicOperand(Address, Address + imm32 + 4, in DecodeThumbBLTargetOperand()
6299 if (!tryAddingSymbolicOperand(Address, Address + DecVal + 4, true, 4, Inst, in DecodeBFLabelOperand()
[all …]
/llvm-project-15.0.7/lldb/include/lldb/Core/
H A DAddress.h59 class Address {
119 Address() = default;
127 Address(const Address &rhs) in Address() function
172 const Address &operator=(const Address &rhs);
195 static int CompareFileAddress(const Address &lhs, const Address &rhs);
197 static int CompareLoadAddress(const Address &lhs, const Address &rhs,
208 bool operator()(const Address &a, const Address &b) const { in operator()
525 bool operator<(const Address &lhs, const Address &rhs);
526 bool operator>(const Address &lhs, const Address &rhs);
527 bool operator==(const Address &lhs, const Address &rhs);
[all …]
/llvm-project-15.0.7/llvm/tools/llvm-cfi-verify/lib/
H A DGraphBuilder.cpp61 auto It = IntermediateNodes.find(Address); in flattenAddress()
62 Addresses.push_back(Address); in flattenAddress()
98 Result.BaseAddress = Address.Address; in buildFlowGraph()
108 buildFlowGraphImpl(Analysis, OpenedNodes, Result, Address.Address, 0); in buildFlowGraph()
208 if (OpenedNodes.count(Address)) in buildFlowGraphImpl()
225 OpenedNodes.insert(Address); in buildFlowGraphImpl()
270 if (BranchTarget != Address) { in buildFlowGraphImpl()
305 if (BranchTarget == Address) in buildFlowGraphImpl()
306 BranchNode.Target = Address; in buildFlowGraphImpl()
308 BranchNode.Fallthrough = Address; in buildFlowGraphImpl()
[all …]
/llvm-project-15.0.7/compiler-rt/lib/xray/
H A Dxray_x86_64.cpp147 const uint64_t Address = Sled.address(); in patchFunctionEntry() local
153 reinterpret_cast<void *>(Address)); in patchFunctionEntry()
157 *reinterpret_cast<uint32_t *>(Address + 2) = FuncId; in patchFunctionEntry()
194 const uint64_t Address = Sled.address(); in patchFunctionExit() local
200 reinterpret_cast<void *>(Address)); in patchFunctionExit()
204 *reinterpret_cast<uint32_t *>(Address + 2) = FuncId; in patchFunctionExit()
223 const uint64_t Address = Sled.address(); in patchFunctionTailExit() local
226 (static_cast<int64_t>(Address) + 11); in patchFunctionTailExit()
230 reinterpret_cast<void *>(Address)); in patchFunctionTailExit()
274 const uint64_t Address = Sled.address(); in patchCustomEvent() local
[all …]
H A Dxray_mips64.cpp92 uint32_t *Address = reinterpret_cast<uint32_t *>(Sled.address()); in patchSled() local
104 Address[2] = encodeInstruction(PatchOpcodes::PO_SD, RegNum::RN_SP, in patchSled()
106 Address[3] = encodeInstruction(PatchOpcodes::PO_SD, RegNum::RN_SP, in patchSled()
110 Address[5] = encodeInstruction(PatchOpcodes::PO_ORI, RegNum::RN_T9, in patchSled()
112 Address[6] = encodeSpecialInstruction(PatchOpcodes::PO_DSLL, 0x0, in patchSled()
114 Address[7] = encodeInstruction(PatchOpcodes::PO_ORI, RegNum::RN_T9, in patchSled()
116 Address[8] = encodeSpecialInstruction(PatchOpcodes::PO_DSLL, 0x0, in patchSled()
118 Address[9] = encodeInstruction(PatchOpcodes::PO_ORI, RegNum::RN_T9, in patchSled()
126 Address[13] = encodeInstruction(PatchOpcodes::PO_LD, RegNum::RN_SP, in patchSled()
128 Address[14] = encodeInstruction(PatchOpcodes::PO_LD, RegNum::RN_SP, in patchSled()
[all …]
/llvm-project-15.0.7/llvm/lib/Target/Sparc/Disassembler/
H A DSparcDisassembler.cpp276 uint64_t Address,
279 uint64_t Address,
287 uint64_t Address,
290 uint64_t Address,
386 status = DecodeRD(MI, rd, Address, Decoder); in DecodeMem()
409 status = DecodeRD(MI, rd, Address, Decoder); in DecodeMem()
418 return DecodeMem(Inst, insn, Address, Decoder, true, in DecodeLoadInt()
461 uint64_t Address, in DecodeStoreInt() argument
481 uint64_t Address, in DecodeStoreDFP() argument
488 uint64_t Address, in DecodeStoreQFP() argument
[all …]
/llvm-project-15.0.7/llvm/lib/Target/RISCV/Disassembler/
H A DRISCVDisassembler.cpp245 uint64_t Address, in decodeVMaskReg() argument
263 static void addImplySP(MCInst &Inst, int64_t Address, in addImplySP() argument
272 DecodeGPRRegisterClass(Inst, 2, Address, Decoder); in addImplySP()
275 DecodeGPRRegisterClass(Inst, 2, Address, Decoder); in addImplySP()
276 DecodeGPRRegisterClass(Inst, 2, Address, Decoder); in addImplySP()
285 addImplySP(Inst, Address, Decoder); in decodeUImmOperand()
304 addImplySP(Inst, Address, Decoder); in decodeSImmOperand()
388 DecodeGPRRegisterClass(Inst, 0, Address, Decoder); in decodeRVCInstrRdSImm()
400 DecodeGPRRegisterClass(Inst, 0, Address, Decoder); in decodeRVCInstrRdRs1UImm()
415 DecodeGPRRegisterClass(Inst, Rd, Address, Decoder); in decodeRVCInstrRdRs2()
[all …]
/llvm-project-15.0.7/llvm/lib/Target/AVR/Disassembler/
H A DAVRDisassembler.cpp79 uint64_t Address, in DecodeLD8RegisterClass() argument
99 uint64_t Address,
109 uint64_t Address,
113 uint64_t Address,
120 uint64_t Address,
127 uint64_t Address,
168 uint64_t Address, in decodeCallTarget() argument
194 uint64_t Address, in decodeFFMULRdRr() argument
208 uint64_t Address, in decodeFMOVWRdRr() argument
238 uint64_t Address, in decodeFMUL2RdRr() argument
[all …]
/llvm-project-15.0.7/llvm/lib/DebugInfo/PDB/
H A DPDBContext.cpp38 Result.FunctionName = getFunctionName(Address.Address, Specifier.FNKind); in getLineInfoForAddress()
42 Session->findSymbolByAddress(Address.Address, PDB_SymType::None); in getLineInfoForAddress()
51 auto LineNumbers = Session->findLineNumbersByAddress(Address.Address, Length); in getLineInfoForAddress()
82 auto LineNumbers = Session->findLineNumbersByAddress(Address.Address, Size); in getLineInfoForAddressRange()
98 DILineInfo CurrentLine = getLineInfoForAddress(Address, Specifier); in getInliningInfoForAddress()
102 Session->findSymbolByAddress(Address.Address, PDB_SymType::Function); in getInliningInfoForAddress()
108 auto Frames = ParentFunc->findInlineFramesByVA(Address.Address); in getInliningInfoForAddress()
116 auto LineNumbers = Frame->findInlineeLinesByVA(Address.Address, Length); in getInliningInfoForAddress()
139 PDBContext::getLocalsForAddress(object::SectionedAddress Address) { in getLocalsForAddress() argument
143 std::string PDBContext::getFunctionName(uint64_t Address, in getFunctionName() argument
[all …]
/llvm-project-15.0.7/llvm/lib/Target/Mips/Disassembler/
H A DMipsDisassembler.cpp260 uint64_t Address,
264 uint64_t Address,
271 uint64_t Address,
278 uint64_t Address,
282 uint64_t Address,
298 uint64_t Address,
313 uint64_t Address,
339 uint64_t Address,
1259 Address, this, STI); in getInstruction()
1268 Address, this, STI); in getInstruction()
[all …]
/llvm-project-15.0.7/clang/lib/CodeGen/
H A DCGBuilder.h158 Address CreateAddrSpaceCast(Address Addr, llvm::Type *Ty,
168 Address CreateElementBitCast(Address Addr, llvm::Type *Ty,
192 Address CreateStructGEP(Address Addr, unsigned Index,
199 return Address(
213 Address CreateConstArrayGEP(Address Addr, uint64_t Index,
220 return Address(
232 Address CreateConstInBoundsGEP(Address Addr, uint64_t Index,
249 Address CreateConstGEP(Address Addr, uint64_t Index,
264 Address CreateGEP(Address Addr, llvm::Value *Index,
285 Address CreateConstByteGEP(Address Addr, CharUnits Offset,
[all …]
H A DAddress.h74 class Address {
90 static Address invalid() { return Address(nullptr); } in invalid()
127 Address withPointer(llvm::Value *NewPointer) const { in withPointer()
133 Address withAlignment(CharUnits NewAlignment) const { in withAlignment()
140 class ConstantAddress : public Address {
141 ConstantAddress(std::nullptr_t) : Address(nullptr) {} in ConstantAddress()
146 : Address(pointer, elementType, alignment) {} in ConstantAddress()
162 static bool isaImpl(Address addr) { in isaImpl()
165 static ConstantAddress castImpl(Address addr) { in castImpl()
174 template <class U> inline U cast(CodeGen::Address addr) { in cast()
[all …]
/llvm-project-15.0.7/llvm/lib/Target/SystemZ/Disassembler/
H A DSystemZDisassembler.cpp186 uint64_t Address, in decodeU1ImmOperand() argument
192 uint64_t Address, in decodeU2ImmOperand() argument
198 uint64_t Address, in decodeU3ImmOperand() argument
204 uint64_t Address, in decodeU4ImmOperand() argument
210 uint64_t Address, in decodeU6ImmOperand() argument
216 uint64_t Address, in decodeU8ImmOperand() argument
222 uint64_t Address, in decodeU12ImmOperand() argument
228 uint64_t Address, in decodeU16ImmOperand() argument
234 uint64_t Address, in decodeU32ImmOperand() argument
240 uint64_t Address, in decodeS8ImmOperand() argument
[all …]
/llvm-project-15.0.7/llvm/lib/Target/ARC/Disassembler/
H A DARCDisassembler.cpp97 uint64_t Address,
174 DecodeGPR32RegisterClass(Inst, R, Address, Dec); in DecodeMEMrs9()
190 uint64_t NextAddress = Address + Offset; in DecodeSymbolicOperandOff()
198 uint64_t Address, in DecodeBranchTargetS() argument
239 DecodeGPR32RegisterClass(Inst, SrcC, Address, Decoder); in DecodeStLImmInstruction()
257 DecodeGPR32RegisterClass(Inst, DstA, Address, Decoder); in DecodeLdLImmInstruction()
270 DecodeGPR32RegisterClass(Inst, DstA, Address, Decoder); in DecodeLdRLImmInstruction()
272 DecodeGPR32RegisterClass(Inst, SrcB, Address, Decoder); in DecodeLdRLImmInstruction()
313 DecodeGPR32RegisterClass(Inst, DstB, Address, Decoder); in DecodeCCRU6Instruction()
323 uint64_t Address, in DecodeSOPwithRU6() argument
[all …]
/llvm-project-15.0.7/llvm/lib/Target/VE/Disassembler/
H A DVEDisassembler.cpp378 status = DecodeSX(MI, sx, Address, Decoder); in DecodeMem()
388 status = DecodeSX(MI, sx, Address, Decoder); in DecodeMem()
402 status = DecodeSX(MI, sx, Address, Decoder); in DecodeMemAS()
407 status = DecodeAS(MI, insn, Address, Decoder); in DecodeMemAS()
412 status = DecodeSX(MI, sx, Address, Decoder); in DecodeMemAS()
475 status = DecodeSX(MI, sx, Address, Decoder); in DecodeCAS()
480 status = DecodeAS(MI, insn, Address, Decoder); in DecodeCAS()
486 status = DecodeSX(MI, sy, Address, Decoder); in DecodeCAS()
497 status = DecodeSX(MI, sx, Address, Decoder); in DecodeCAS()
619 return DecodeAS(MI, insn, Address, Decoder); in DecodeBranchCondition()
[all …]
/llvm-project-15.0.7/llvm/lib/Target/M68k/Disassembler/
H A DM68kDisassembler.cpp50 uint64_t Address, in DecodeDR32RegisterClass() argument
52 return DecodeRegisterClass(Inst, RegNo, Address, Decoder); in DecodeDR32RegisterClass()
56 uint64_t Address, in DecodeDR16RegisterClass() argument
58 return DecodeRegisterClass(Inst, RegNo, Address, Decoder); in DecodeDR16RegisterClass()
62 uint64_t Address, in DecodeDR8RegisterClass() argument
64 return DecodeRegisterClass(Inst, RegNo, Address, Decoder); in DecodeDR8RegisterClass()
68 uint64_t Address, in DecodeAR32RegisterClass() argument
74 uint64_t Address, in DecodeAR16RegisterClass() argument
80 uint64_t Address, in DecodeXR32RegisterClass() argument
82 return DecodeRegisterClass(Inst, RegNo, Address, Decoder); in DecodeXR32RegisterClass()
[all …]
/llvm-project-15.0.7/llvm/test/tools/llvm-size/
H A Delf-sysv.test89 Address: 0x800
93 Address: 0x400
97 Address: 0x200
101 Address: 0x100
105 Address: 0x80
109 Address: 0x40
115 Address: 0x20
119 Address: 0x10
123 Address: 0x8
127 Address: 0x4
[all …]
/llvm-project-15.0.7/llvm/lib/Target/PowerPC/Disassembler/
H A DPPCDisassembler.cpp92 uint64_t Address, in DecodeCRRCRegisterClass() argument
201 int64_t Address, in decodeUImmOperand() argument
210 int64_t Address, in decodeSImmOperand() argument
218 int64_t Address, in decodeImmZeroOperand() argument
236 int64_t Address, in decodeMemRIOperands() argument
272 int64_t Address, in decodeMemRIXOperands() argument
341 int64_t Address, in decodeMemRI34Operands() argument
356 int64_t Address, in decodeSPE8Operands() argument
372 int64_t Address, in decodeSPE4Operands() argument
388 int64_t Address, in decodeSPE2Operands() argument
[all …]
/llvm-project-15.0.7/lldb/source/Core/
H A DAddress.cpp233 Address::Address(lldb::addr_t abs_addr) : m_section_wp(), m_offset(abs_addr) {} in Address() function in Address
235 Address::Address(addr_t address, const SectionList *section_list) in Address() function in Address
240 const Address &Address::operator=(const Address &rhs) { in operator =()
426 Address so_addr; in Dump()
925 int Address::CompareFileAddress(const Address &a, const Address &b) { in CompareFileAddress()
935 int Address::CompareLoadAddress(const Address &a, const Address &b, in CompareLoadAddress()
947 int Address::CompareModulePointerAndOffset(const Address &a, const Address &b) { in CompareModulePointerAndOffset()
985 bool lldb_private::operator<(const Address &lhs, const Address &rhs) { in operator <()
1000 bool lldb_private::operator>(const Address &lhs, const Address &rhs) { in operator >()
1016 bool lldb_private::operator==(const Address &a, const Address &rhs) { in operator ==()
[all …]
/llvm-project-15.0.7/llvm/test/tools/llvm-objcopy/ELF/
H A Dpreserve-segment-contents.test72 Address: 0x2000
76 Address: 0x2004
81 Address: 0x2008
85 Address: 0x200C
89 Address: 0x2010
93 Address: 0x2014
97 Address: 0x2018
101 Address: 0x2100
106 Address: 0x2104
109 Address: 0x2108
[all …]
/llvm-project-15.0.7/llvm/test/tools/llvm-objdump/COFF/
H A Dwin64-unwind-data.test9 OBJ-NEXT: Start Address: func
10 OBJ-NEXT: End Address: func + 0x001b
11 OBJ-NEXT: Unwind Info Address: .xdata
58 EXE-NEXT: Start Address: 0x1000
59 EXE-NEXT: End Address: 0x101b
76 EXE-NEXT: Start Address: 0x1012
77 EXE-NEXT: End Address: 0x1012
86 EXE-NEXT: Start Address: 0x101b
87 EXE-NEXT: End Address: 0x101c
96 EXE-NEXT: Start Address: 0x101c
[all …]
/llvm-project-15.0.7/llvm/test/tools/llvm-pdbutil/
H A Dexplain.test37 ZERO-NEXT: Address is in block 0 (allocated).
42 FORTY-NEXT: Address is in block 0 (allocated).
48 SIXTY-NEXT: Address is in block 0 (allocated).
53 FPM1-NEXT: Address is in block 1 (allocated).
54 FPM1-NEXT: Address is in FPM1 (Alt FPM)
60 EXTRANEOUSFPM-NEXT: Address is in FPM1 (Alt FPM)
64 FPM2-NEXT: Address is in block 2 (allocated).
65 FPM2-NEXT: Address is in FPM2 (Main FPM)
73 STREAM-NEXT: Address is in block 7 (allocated).
77 STREAMDIR-NEXT: Address is in block 26 (allocated).
[all …]
H A Dexplain-dbi-stream.test30 CHECK-NEXT: Address is in block 15 (allocated).
38 CHECK-NEXT: Address is in block 15 (allocated).
46 CHECK-NEXT: Address is in block 15 (allocated).
54 CHECK-NEXT: Address is in block 15 (allocated).
62 CHECK-NEXT: Address is in block 15 (allocated).
70 CHECK-NEXT: Address is in block 15 (allocated).
78 CHECK-NEXT: Address is in block 15 (allocated).
86 CHECK-NEXT: Address is in block 15 (allocated).
94 CHECK-NEXT: Address is in block 15 (allocated).
102 CHECK-NEXT: Address is in block 15 (allocated).
[all …]
/llvm-project-15.0.7/llvm/lib/Target/Mips/MCTargetDesc/
H A DMipsInstPrinter.cpp112 if (!printAliasInstr(MI, Address, STI, O) && in printInst()
113 !printAlias(*MI, Address, STI, O)) in printInst()
114 printInstruction(MI, Address, STI, O); in printInst()
165 uint64_t Target = Address + Op.getImm(); in printBranchOperand()
248 printBranchOperand(&MI, Address, OpNo, STI, OS); in printAlias()
258 printAlias(Str, MI, Address, OpNo0, STI, OS, IsBranch); in printAlias()
261 printBranchOperand(&MI, Address, OpNo1, STI, OS); in printAlias()
307 printAlias("jr", MI, Address, 1, STI, OS)) || in printAlias()
309 printAlias("jalr", MI, Address, 1, STI, OS)); in printAlias()
314 printAlias("jr", MI, Address, 1, STI, OS)) || in printAlias()
[all …]

12345678910>>...74