Home
last modified time | relevance | path

Searched refs:num_enc_rings (Results 1 – 17 of 17) sorted by relevance

/linux-6.15/drivers/gpu/drm/amd/amdgpu/
H A Duvd_v6_0.c369 adev->uvd.num_enc_rings = 2; in uvd_v6_0_early_init()
391 for (i = 0; i < adev->uvd.num_enc_rings; ++i) { in uvd_v6_0_sw_init()
403 for (i = 0; i < adev->uvd.num_enc_rings; ++i) in uvd_v6_0_sw_init()
407 adev->uvd.num_enc_rings = 0; in uvd_v6_0_sw_init()
424 for (i = 0; i < adev->uvd.num_enc_rings; ++i) { in uvd_v6_0_sw_init()
448 for (i = 0; i < adev->uvd.num_enc_rings; ++i) in uvd_v6_0_sw_fini()
505 for (i = 0; i < adev->uvd.num_enc_rings; ++i) { in uvd_v6_0_hw_init()
1645 for (i = 0; i < adev->uvd.num_enc_rings; ++i) in uvd_v6_0_set_enc_ring_funcs()
1659 adev->uvd.inst->irq.num_types = adev->uvd.num_enc_rings + 1; in uvd_v6_0_set_irq_funcs()
H A Damdgpu_uvd.h58 unsigned num_enc_rings; member
H A Duvd_v7_0.c388 adev->uvd.num_enc_rings = 1; in uvd_v7_0_early_init()
390 adev->uvd.num_enc_rings = 2; in uvd_v7_0_early_init()
414 for (i = 0; i < adev->uvd.num_enc_rings; ++i) { in uvd_v7_0_sw_init()
456 for (i = 0; i < adev->uvd.num_enc_rings; ++i) { in uvd_v7_0_sw_init()
504 for (i = 0; i < adev->uvd.num_enc_rings; ++i) in uvd_v7_0_sw_fini()
574 for (i = 0; i < adev->uvd.num_enc_rings; ++i) { in uvd_v7_0_hw_init()
1618 for (i = 0; i < adev->uvd.num_enc_rings; ++i) { in uvd_v7_0_set_enc_ring_funcs()
1639 adev->uvd.inst[i].irq.num_types = adev->uvd.num_enc_rings + 1; in uvd_v7_0_set_irq_funcs()
H A Dvcn_v3_0.c134 adev->vcn.inst[i].num_enc_rings = 1; in vcn_v3_0_early_init()
145 adev->vcn.inst[i].num_enc_rings = 0; in vcn_v3_0_early_init()
147 adev->vcn.inst[i].num_enc_rings = 2; in vcn_v3_0_early_init()
239 ring->doorbell_index = vcn_doorbell_index + i * (adev->vcn.inst[i].num_enc_rings + 1); in vcn_v3_0_sw_init()
251 for (j = 0; j < adev->vcn.inst[i].num_enc_rings; ++j) { in vcn_v3_0_sw_init()
263 ring->doorbell_index = vcn_doorbell_index + i * (adev->vcn.inst[i].num_enc_rings + 1) + 1 + j; in vcn_v3_0_sw_init()
390 for (j = 0; j < adev->vcn.inst[i].num_enc_rings; ++j) { in vcn_v3_0_hw_init()
418 for (j = 0; j < adev->vcn.inst[i].num_enc_rings; ++j) { in vcn_v3_0_hw_init()
1475 for (j = 0; j < adev->vcn.inst[i].num_enc_rings; ++j) { in vcn_v3_0_start_sriov()
2140 for (j = 0; j < adev->vcn.inst[i].num_enc_rings; ++j) { in vcn_v3_0_set_enc_ring_funcs()
[all …]
H A Dvcn_v2_5.c126 for (j = 0; j < v->num_enc_rings; ++j) in vcn_v2_5_idle_work_handler()
209 for (i = 0; i < v->num_enc_rings; ++i) in vcn_v2_5_ring_begin_use()
255 adev->vcn.inst[i].num_enc_rings = 1; in vcn_v2_5_early_init()
264 adev->vcn.inst[i].num_enc_rings = 2; in vcn_v2_5_early_init()
315 for (i = 0; i < adev->vcn.inst[j].num_enc_rings; ++i) { in vcn_v2_5_sw_init()
376 for (i = 0; i < adev->vcn.inst[j].num_enc_rings; ++i) { in vcn_v2_5_sw_init()
508 for (i = 0; i < adev->vcn.inst[j].num_enc_rings; ++i) { in vcn_v2_5_hw_init()
1919 for (i = 0; i < adev->vcn.inst[j].num_enc_rings; ++i) { in vcn_v2_5_set_enc_ring_funcs()
2078 adev->vcn.inst[i].irq.num_types = adev->vcn.inst[i].num_enc_rings + 1; in vcn_v2_5_set_irq_funcs()
2081 adev->vcn.inst[i].ras_poison_irq.num_types = adev->vcn.inst[i].num_enc_rings + 1; in vcn_v2_5_set_irq_funcs()
H A Dvcn_v2_0.c114 adev->vcn.inst[0].num_enc_rings = 1; in vcn_v2_0_early_init()
116 adev->vcn.inst[0].num_enc_rings = 2; in vcn_v2_0_early_init()
150 for (i = 0; i < adev->vcn.inst[0].num_enc_rings; ++i) { in vcn_v2_0_sw_init()
198 for (i = 0; i < adev->vcn.inst[0].num_enc_rings; ++i) { in vcn_v2_0_sw_init()
297 for (i = 0; i < adev->vcn.inst[0].num_enc_rings; ++i) { in vcn_v2_0_hw_init()
1883 for (i = 0; i < adev->vcn.inst[0].num_enc_rings; ++i) { in vcn_v2_0_start_mmsch()
2009 for (r = 0; r < adev->vcn.inst[0].num_enc_rings; ++r) { in vcn_v2_0_start_sriov()
2198 for (i = 0; i < adev->vcn.inst[0].num_enc_rings; ++i) in vcn_v2_0_set_enc_ring_funcs()
2209 adev->vcn.inst->irq.num_types = adev->vcn.inst[0].num_enc_rings + 1; in vcn_v2_0_set_irq_funcs()
H A Dvcn_v1_0.c108 adev->vcn.inst[0].num_enc_rings = 2; in vcn_v1_0_early_init()
142 for (i = 0; i < adev->vcn.inst[0].num_enc_rings; ++i) { in vcn_v1_0_sw_init()
181 for (i = 0; i < adev->vcn.inst[0].num_enc_rings; ++i) { in vcn_v1_0_sw_init()
257 for (i = 0; i < adev->vcn.inst[0].num_enc_rings; ++i) { in vcn_v1_0_hw_init()
1856 for (i = 0; i < adev->vcn.inst[0].num_enc_rings; ++i) in vcn_v1_0_idle_work_handler()
1921 for (i = 0; i < adev->vcn.inst[0].num_enc_rings; ++i) in vcn_v1_0_set_pg_for_begin_use()
2169 for (i = 0; i < adev->vcn.inst[0].num_enc_rings; ++i) in vcn_v1_0_set_enc_ring_funcs()
2180 adev->vcn.inst->irq.num_types = adev->vcn.inst[0].num_enc_rings + 2; in vcn_v1_0_set_irq_funcs()
H A Damdgpu_vcn.c278 for (j = 0; j < adev->vcn.inst[i].num_enc_rings; ++j) in amdgpu_vcn_sw_fini()
419 for (j = 0; j < adev->vcn.inst[i].num_enc_rings; ++j) in amdgpu_vcn_idle_work_handler()
498 for (i = 0; i < vcn_inst->num_enc_rings; ++i) in amdgpu_vcn_ring_begin_use()
H A Damdgpu_vcn.h325 unsigned num_enc_rings; member
H A Dvcn_v4_0_5.c123 adev->vcn.inst[i].num_enc_rings = 1; in vcn_v4_0_5_early_init()
188 i * (adev->vcn.inst[i].num_enc_rings + 1) + 1; in vcn_v4_0_5_sw_init()
1661 adev->vcn.inst[i].irq.num_types = adev->vcn.inst[i].num_enc_rings + 1; in vcn_v4_0_5_set_irq_funcs()
H A Dvcn_v4_0.c132 adev->vcn.inst[i].num_enc_rings = 1; in vcn_v4_0_early_init()
225 (adev->vcn.inst[i].num_enc_rings + 1) + 1; in vcn_v4_0_sw_init()
2201 adev->vcn.inst[i].irq.num_types = adev->vcn.inst[i].num_enc_rings + 1; in vcn_v4_0_set_irq_funcs()
2204 adev->vcn.inst[i].ras_poison_irq.num_types = adev->vcn.inst[i].num_enc_rings + 1; in vcn_v4_0_set_irq_funcs()
H A Djpeg_v1_0.c615 for (cnt = 0; cnt < adev->vcn.inst[0].num_enc_rings; cnt++) { in jpeg_v1_0_ring_begin_use()
H A Dvcn_v5_0_0.c102 adev->vcn.inst[i].num_enc_rings = 1; in vcn_v5_0_0_early_init()
1386 adev->vcn.inst[i].irq.num_types = adev->vcn.inst[i].num_enc_rings + 1; in vcn_v5_0_0_set_irq_funcs()
H A Damdgpu_kms.c437 for (j = 0; j < adev->uvd.num_enc_rings; j++) in amdgpu_hw_ip_info()
462 for (j = 0; j < adev->vcn.inst[i].num_enc_rings; j++) in amdgpu_hw_ip_info()
H A Damdgpu_uvd.c1271 for (j = 0; j < adev->uvd.num_enc_rings; ++j) in amdgpu_uvd_idle_work_handler()
H A Dvcn_v5_0_1.c63 adev->vcn.inst[i].num_enc_rings = 1; in vcn_v5_0_1_early_init()
H A Dvcn_v4_0_3.c120 adev->vcn.inst[i].num_enc_rings = 1; in vcn_v4_0_3_early_init()