| /freebsd-13.1/contrib/llvm-project/llvm/lib/Target/X86/ |
| H A D | X86TargetTransformInfo.cpp | 1522 { ISD::SIGN_EXTEND, MVT::v32i16, MVT::v32i8, 1 }, in getCastInstrCost()
1523 { ISD::ZERO_EXTEND, MVT::v32i16, MVT::v32i8, 1 }, in getCastInstrCost()
1526 { ISD::SIGN_EXTEND, MVT::v2i8, MVT::v2i1, 1 }, in getCastInstrCost()
1527 { ISD::SIGN_EXTEND, MVT::v2i16, MVT::v2i1, 1 }, in getCastInstrCost()
1528 { ISD::SIGN_EXTEND, MVT::v4i8, MVT::v4i1, 1 }, in getCastInstrCost()
1529 { ISD::SIGN_EXTEND, MVT::v4i16, MVT::v4i1, 1 }, in getCastInstrCost()
1530 { ISD::SIGN_EXTEND, MVT::v8i8, MVT::v8i1, 1 }, in getCastInstrCost()
1531 { ISD::SIGN_EXTEND, MVT::v8i16, MVT::v8i1, 1 }, in getCastInstrCost()
1532 { ISD::SIGN_EXTEND, MVT::v16i8, MVT::v16i1, 1 }, in getCastInstrCost()
1533 { ISD::SIGN_EXTEND, MVT::v16i16, MVT::v16i1, 1 }, in getCastInstrCost()
[all …]
|
| H A D | X86ISelLowering.cpp | 301 for (MVT VT : { MVT::i8, MVT::i16, MVT::i32 }) { in X86TargetLowering()
337 for (auto VT : { MVT::i8, MVT::i16, MVT::i32, MVT::i64 }) { in X86TargetLowering()
348 for (auto VT : { MVT::f32, MVT::f64, MVT::f80, MVT::f128, in X86TargetLowering()
349 MVT::i8, MVT::i16, MVT::i32, MVT::i64 }) { in X86TargetLowering()
395 for (auto VT : {MVT::i8, MVT::i16, MVT::i32, MVT::i64}) { in X86TargetLowering()
456 for (auto VT : { MVT::i8, MVT::i16, MVT::i32, MVT::i64 }) { in X86TargetLowering()
1023 for (auto VT : {MVT::v2i8, MVT::v4i8, MVT::v8i8, MVT::v2i16, MVT::v4i16}) { in X86TargetLowering()
1123 for (MVT RoundedTy : {MVT::f32, MVT::f64, MVT::v4f32, MVT::v2f64}) { in X86TargetLowering()
1418 for (MVT VT : { MVT::v32i8, MVT::v16i16, MVT::v8i32, MVT::v4i64, in X86TargetLowering()
1491 for (auto VT : { MVT::v1i1, MVT::v2i1, MVT::v4i1, MVT::v8i1, MVT::v16i1 }) in X86TargetLowering()
[all …]
|
| /freebsd-13.1/contrib/llvm-project/llvm/include/llvm/Support/ |
| H A D | MachineValueType.h | 31 class MVT {
385 return (SimpleTy == MVT::v2i8 || SimpleTy == MVT::v1i16 || in is16BitVector()
386 SimpleTy == MVT::v16i1 || SimpleTy == MVT::v1f16); in is16BitVector()
391 return (SimpleTy == MVT::v32i1 || SimpleTy == MVT::v4i8 || in is32BitVector()
412 SimpleTy == MVT::v4f32 || SimpleTy == MVT::v2f64); in is128BitVector()
452 return (SimpleTy == MVT::Any || SimpleTy == MVT::iAny || in isOverloaded()
453 SimpleTy == MVT::fAny || SimpleTy == MVT::vAny || in isOverloaded()
462 MVT IntTy = MVT::getIntegerVT(EltTy.getSizeInBits()); in changeVectorElementTypeToInteger()
471 MVT changeVectorElementType(MVT EltVT) const { in changeVectorElementType()
1177 static MVT getVectorVT(MVT VT, unsigned NumElements) { in getVectorVT()
[all …]
|
| /freebsd-13.1/contrib/llvm-project/llvm/lib/CodeGen/ |
| H A D | ValueTypes.cpp | 526 MVT MVT::getVT(Type *Ty, bool HandleUnknown){ in getVT()
529 if (HandleUnknown) return MVT(MVT::Other); in getVT()
535 case Type::HalfTyID: return MVT(MVT::f16); in getVT()
536 case Type::BFloatTyID: return MVT(MVT::bf16); in getVT()
537 case Type::FloatTyID: return MVT(MVT::f32); in getVT()
538 case Type::DoubleTyID: return MVT(MVT::f64); in getVT()
539 case Type::X86_FP80TyID: return MVT(MVT::f80); in getVT()
540 case Type::X86_MMXTyID: return MVT(MVT::x86mmx); in getVT()
541 case Type::X86_AMXTyID: return MVT(MVT::x86amx); in getVT()
542 case Type::FP128TyID: return MVT(MVT::f128); in getVT()
[all …]
|
| H A D | TargetLoweringBase.cpp | 739 for (MVT VT : MVT::fp_valuetypes()) { in initActions()
748 for (MVT VT : MVT::all_valuetypes()) { in initActions()
887 for (MVT VT : {MVT::f32, MVT::f64, MVT::f128}) { in initActions()
1130 MVT NewVT = MVT::getVectorVT(EltTy, EC); in getVectorTypeBreakdownMVT()
1318 MVT IVT = (MVT::SimpleValueType)IntReg; in computeRegisterProperties()
1348 TransformToType[MVT::f128] = MVT::i128; in computeRegisterProperties()
1357 TransformToType[MVT::f64] = MVT::i64; in computeRegisterProperties()
1366 TransformToType[MVT::f32] = MVT::i32; in computeRegisterProperties()
1378 TransformToType[MVT::f16] = MVT::f32; in computeRegisterProperties()
1383 TransformToType[MVT::f16] = MVT::f32; in computeRegisterProperties()
[all …]
|
| /freebsd-13.1/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64TargetTransformInfo.cpp | 233 static const auto ValidMinMaxTys = {MVT::v8i8, MVT::v16i8, MVT::v4i16, in getIntrinsicInstrCost()
234 MVT::v8i16, MVT::v2i32, MVT::v4i32}; in getIntrinsicInstrCost()
244 static const auto ValidSatTys = {MVT::v8i8, MVT::v16i8, MVT::v4i16, in getIntrinsicInstrCost()
245 MVT::v8i16, MVT::v2i32, MVT::v4i32, in getIntrinsicInstrCost()
257 static const auto ValidAbsTys = {MVT::v8i8, MVT::v16i8, MVT::v4i16, in getIntrinsicInstrCost()
258 MVT::v8i16, MVT::v2i32, MVT::v4i32, in getIntrinsicInstrCost()
949 { ISD::TRUNCATE, MVT::v4i16, MVT::v4i32, 1 }, in getCastInstrCost()
950 { ISD::TRUNCATE, MVT::v4i32, MVT::v4i64, 0 }, in getCastInstrCost()
1454 static const auto ValidMinMaxTys = {MVT::v8i8, MVT::v16i8, MVT::v4i16, in getCmpSelInstrCost()
1455 MVT::v8i16, MVT::v2i32, MVT::v4i32, in getCmpSelInstrCost()
[all …]
|
| H A D | AArch64ISelDAGToDAG.cpp | 2488 if (VT != MVT::i32 && VT != MVT::i64) in tryBitfieldInsertOpFromOrAndImm()
2577 if (VT != MVT::i32 && VT != MVT::i64) in tryBitfieldInsertOpFromOr()
2759 if (VT != MVT::i32 && VT != MVT::i64) in tryBitfieldInsertInZeroOp()
3093 MVT RegTy = MemTy == MVT::i64 ? MVT::i64 : MVT::i32; in SelectCMP_SWAP()
4540 } else if (VT == MVT::v8i16 || VT == MVT::v4i16 || VT == MVT::v4f16 || in Select()
4544 } else if (VT == MVT::v4i32 || VT == MVT::v2i32 || VT == MVT::v4f32 || in Select()
4548 } else if (VT == MVT::v2i64 || VT == MVT::v1i64 || VT == MVT::v2f64 || in Select()
4559 } else if (VT == MVT::v8i16 || VT == MVT::v4i16 || VT == MVT::v4f16 || in Select()
4563 } else if (VT == MVT::v4i32 || VT == MVT::v2i32 || VT == MVT::v4f32 || in Select()
4567 } else if (VT == MVT::v2i64 || VT == MVT::v1i64 || VT == MVT::v2f64 || in Select()
[all …]
|
| H A D | AArch64CallingConvention.h | 19 bool CC_AArch64_AAPCS(unsigned ValNo, MVT ValVT, MVT LocVT,
22 bool CC_AArch64_DarwinPCS_VarArg(unsigned ValNo, MVT ValVT, MVT LocVT,
25 bool CC_AArch64_DarwinPCS(unsigned ValNo, MVT ValVT, MVT LocVT,
28 bool CC_AArch64_DarwinPCS_ILP32_VarArg(unsigned ValNo, MVT ValVT, MVT LocVT,
31 bool CC_AArch64_Win64_VarArg(unsigned ValNo, MVT ValVT, MVT LocVT,
34 bool CC_AArch64_Win64_CFGuard_Check(unsigned ValNo, MVT ValVT, MVT LocVT,
37 bool CC_AArch64_WebKit_JS(unsigned ValNo, MVT ValVT, MVT LocVT,
40 bool CC_AArch64_GHC(unsigned ValNo, MVT ValVT, MVT LocVT,
43 bool RetCC_AArch64_AAPCS(unsigned ValNo, MVT ValVT, MVT LocVT,
46 bool RetCC_AArch64_WebKit_JS(unsigned ValNo, MVT ValVT, MVT LocVT,
|
| H A D | AArch64FastISel.cpp | 393 if (VT != MVT::f32 && VT != MVT::f64) in materializeFP()
541 if (VT != MVT::f32 && VT != MVT::f64) in fastMaterializeFloatZero()
991 if (VT == MVT::i1 || VT == MVT::i8 || VT == MVT::i16) in isTypeSupported()
2854 if (SrcVT == MVT::i16 || SrcVT == MVT::i8 || SrcVT == MVT::i1) { in selectIntToFP()
3171 !(VT == MVT::i1 || VT == MVT::i8 || VT == MVT::i16)) in fastLowerCall()
3828 if (RVVT != MVT::i1 && RVVT != MVT::i8 && RVVT != MVT::i16) in selectRet()
3875 if (SrcVT != MVT::i64 && SrcVT != MVT::i32 && SrcVT != MVT::i16 && in selectTrunc()
3878 if (DestVT != MVT::i32 && DestVT != MVT::i16 && DestVT != MVT::i8 && in selectTrunc()
4020 assert((SrcVT == MVT::i1 || SrcVT == MVT::i8 || SrcVT == MVT::i16 || in emitLSL_ri()
4123 assert((SrcVT == MVT::i1 || SrcVT == MVT::i8 || SrcVT == MVT::i16 || in emitLSR_ri()
[all …]
|
| /freebsd-13.1/contrib/llvm-project/llvm/utils/TableGen/ |
| H A D | CodeGenTarget.cpp | 51 case MVT::Other: return "UNKNOWN"; in getName()
61 case MVT::i1: return "MVT::i1"; in getEnumName()
62 case MVT::i8: return "MVT::i8"; in getEnumName()
733 if (MVT(VT).isOverloaded()) { in CodeGenIntrinsic()
745 MVT::SimpleValueType VT; in CodeGenIntrinsic()
756 VT == MVT::iAny || VT == MVT::vAny) && in CodeGenIntrinsic()
763 if (VT == MVT::isVoid) in CodeGenIntrinsic()
776 MVT::SimpleValueType VT; in CodeGenIntrinsic()
792 VT == MVT::iAny || VT == MVT::vAny) && in CodeGenIntrinsic()
917 MVT ParamType = MVT(IS.ParamVTs[ParamIdx]); in isParamAPointer()
[all …]
|
| /freebsd-13.1/contrib/llvm-project/llvm/lib/Target/ARM/ |
| H A D | ARMTargetTransformInfo.cpp | 533 { ISD::ADD, MVT::v4i32, MVT::v4i16, 0 }, in getCastInstrCost()
534 { ISD::ADD, MVT::v8i16, MVT::v8i8, 0 }, in getCastInstrCost()
536 { ISD::SUB, MVT::v4i32, MVT::v4i16, 0 }, in getCastInstrCost()
537 { ISD::SUB, MVT::v8i16, MVT::v8i8, 0 }, in getCastInstrCost()
539 { ISD::MUL, MVT::v4i32, MVT::v4i16, 0 }, in getCastInstrCost()
540 { ISD::MUL, MVT::v8i16, MVT::v8i8, 0 }, in getCastInstrCost()
542 { ISD::SHL, MVT::v4i32, MVT::v4i16, 0 }, in getCastInstrCost()
543 { ISD::SHL, MVT::v8i16, MVT::v8i8, 0 }, in getCastInstrCost()
667 { ISD::FP_TO_SINT, MVT::i1, MVT::f32, 2 }, in getCastInstrCost()
668 { ISD::FP_TO_UINT, MVT::i1, MVT::f32, 2 }, in getCastInstrCost()
[all …]
|
| H A D | ARMCallingConv.h | 20 bool CC_ARM_AAPCS(unsigned ValNo, MVT ValVT, MVT LocVT,
23 bool CC_ARM_AAPCS_VFP(unsigned ValNo, MVT ValVT, MVT LocVT,
26 bool CC_ARM_APCS(unsigned ValNo, MVT ValVT, MVT LocVT,
29 bool CC_ARM_APCS_GHC(unsigned ValNo, MVT ValVT, MVT LocVT,
32 bool FastCC_ARM_APCS(unsigned ValNo, MVT ValVT, MVT LocVT,
35 bool CC_ARM_Win32_CFGuard_Check(unsigned ValNo, MVT ValVT, MVT LocVT,
38 bool RetCC_ARM_AAPCS(unsigned ValNo, MVT ValVT, MVT LocVT,
41 bool RetCC_ARM_AAPCS_VFP(unsigned ValNo, MVT ValVT, MVT LocVT,
44 bool RetCC_ARM_APCS(unsigned ValNo, MVT ValVT, MVT LocVT,
47 bool RetFastCC_ARM_APCS(unsigned ValNo, MVT ValVT, MVT LocVT,
|
| H A D | ARMCallingConv.cpp | 21 static bool f64AssignAPCS(unsigned ValNo, MVT ValVT, MVT LocVT, in f64AssignAPCS()
62 static bool f64AssignAAPCS(unsigned ValNo, MVT ValVT, MVT LocVT, in f64AssignAAPCS()
114 static bool f64RetAssign(unsigned ValNo, MVT ValVT, MVT LocVT, in f64RetAssign()
199 case MVT::i32: { in CC_ARM_AAPCS_Custom_Aggregate()
211 case MVT::f16: in CC_ARM_AAPCS_Custom_Aggregate()
212 case MVT::bf16: in CC_ARM_AAPCS_Custom_Aggregate()
213 case MVT::f32: in CC_ARM_AAPCS_Custom_Aggregate()
216 case MVT::v4f16: in CC_ARM_AAPCS_Custom_Aggregate()
218 case MVT::f64: in CC_ARM_AAPCS_Custom_Aggregate()
221 case MVT::v8f16: in CC_ARM_AAPCS_Custom_Aggregate()
[all …]
|
| /freebsd-13.1/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | AMDGPUISelLowering.cpp | 67 AddPromotedToType(ISD::LOAD, MVT::f32, MVT::i32); in AMDGPUTargetLowering()
134 for (MVT VT : MVT::integer_valuetypes()) { in AMDGPUTargetLowering()
140 for (MVT VT : MVT::integer_valuetypes()) { in AMDGPUTargetLowering()
400 const MVT ScalarIntVTs[] = { MVT::i32, MVT::i64 }; in AMDGPUTargetLowering()
458 MVT::v2i32, MVT::v3i32, MVT::v4i32, MVT::v5i32, MVT::v6i32, MVT::v7i32}; in AMDGPUTargetLowering()
499 MVT::v2f32, MVT::v3f32, MVT::v4f32, MVT::v5f32, MVT::v6f32, MVT::v7f32}; in AMDGPUTargetLowering()
898 return VT == MVT::f32 || VT == MVT::f64 || VT == MVT::f16; in isFNegFree()
1717 MVT IntVT = MVT::i32; in LowerDIVREM24()
1718 MVT FltVT = MVT::f32; in LowerDIVREM24()
2823 if (DestVT == MVT::i16 && (SrcVT == MVT::f32 || SrcVT == MVT::f64)) { in LowerFP_TO_INT()
[all …]
|
| H A D | R600ISelLowering.cpp | 50 for (MVT VT : MVT::integer_valuetypes()) { in R600TargetLowering()
78 setTruncStoreAction(MVT::i32, MVT::i8, Custom); in R600TargetLowering()
79 setTruncStoreAction(MVT::i32, MVT::i16, Custom); in R600TargetLowering()
82 setTruncStoreAction(MVT::v2i32, MVT::v2i16, Custom); in R600TargetLowering()
83 setTruncStoreAction(MVT::v4i32, MVT::v4i16, Custom); in R600TargetLowering()
87 setTruncStoreAction(MVT::v2i32, MVT::v2i8, Custom); in R600TargetLowering()
88 setTruncStoreAction(MVT::v4i32, MVT::v4i8, Custom); in R600TargetLowering()
89 setTruncStoreAction(MVT::v8i32, MVT::v8i8, Custom); in R600TargetLowering()
94 setTruncStoreAction(MVT::v2i32, MVT::v2i1, Expand); in R600TargetLowering()
95 setTruncStoreAction(MVT::v4i32, MVT::v4i1, Expand); in R600TargetLowering()
[all …]
|
| H A D | SIISelLowering.cpp | 269 for (MVT VT : { MVT::v8i32, MVT::v8f32, MVT::v16i32, MVT::v16f32, in SITargetLowering()
270 MVT::v2i64, MVT::v2f64, MVT::v4i16, MVT::v4f16, in SITargetLowering()
271 MVT::v3i64, MVT::v3f64, MVT::v6i32, MVT::v6f32, in SITargetLowering()
272 MVT::v4i64, MVT::v4f64, MVT::v8i64, MVT::v8f64, in SITargetLowering()
273 MVT::v16i64, MVT::v16f64, MVT::v32i32, MVT::v32f32 }) { in SITargetLowering()
303 for (MVT Vec64 : { MVT::v2i64, MVT::v2f64 }) { in SITargetLowering()
317 for (MVT Vec64 : { MVT::v3i64, MVT::v3f64 }) { in SITargetLowering()
331 for (MVT Vec64 : { MVT::v4i64, MVT::v4f64 }) { in SITargetLowering()
611 for (MVT VT : {MVT::v2i16, MVT::v2f16, MVT::v4i16, MVT::v4f16}) { in SITargetLowering()
774 for (MVT VT : { MVT::v4f32, MVT::v8f32, MVT::v16f32, MVT::v32f32 }) { in SITargetLowering()
[all …]
|
| /freebsd-13.1/contrib/llvm-project/llvm/lib/Target/Hexagon/ |
| H A D | HexagonISelLoweringHVX.cpp | 21 static const MVT LegalV64[] = { MVT::v64i8, MVT::v32i16, MVT::v16i32 };
22 static const MVT LegalW64[] = { MVT::v128i8, MVT::v64i16, MVT::v32i32 };
23 static const MVT LegalV128[] = { MVT::v128i8, MVT::v64i16, MVT::v32i32 };
24 static const MVT LegalW128[] = { MVT::v256i8, MVT::v128i16, MVT::v64i32 };
64 MVT ByteV = Use64b ? MVT::v64i8 : MVT::v128i8; in initializeHVXLowering()
65 MVT ByteW = Use64b ? MVT::v128i8 : MVT::v256i8; in initializeHVXLowering()
236 for (MVT T: {MVT::v32i8, MVT::v32i16, MVT::v16i8, MVT::v16i16, MVT::v16i32}) in initializeHVXLowering()
239 for (MVT T: {MVT::v64i8, MVT::v64i16, MVT::v32i8, MVT::v32i16, MVT::v32i32}) in initializeHVXLowering()
262 MVT BoolTy = MVT::getVectorVT(MVT::i1, N); in initializeHVXLowering()
645 MVT ByteTy = MVT::getVectorVT(MVT::i8, HwLen); in createHvxPrefixPred()
[all …]
|
| H A D | HexagonISelLowering.cpp | 642 bool IsLegalType = VT == MVT::i8 || VT == MVT::i16 || VT == MVT::i32 || in getPostIndexedAddressParts()
1672 MVT VT32 = MVT::getVectorVT(MVT::i32, VT.getSizeInBits()/32); in HexagonTargetLowering()
1695 for (MVT NativeVT : {MVT::v8i1, MVT::v4i1, MVT::v2i1, MVT::v4i8, in HexagonTargetLowering()
1696 MVT::v8i8, MVT::v2i16, MVT::v4i16, MVT::v2i32}) { in HexagonTargetLowering()
1715 for (MVT VT : {MVT::v8i8, MVT::v4i16, MVT::v2i32}) { in HexagonTargetLowering()
1726 for (MVT VT : {MVT::i16, MVT::i32, MVT::v4i8, MVT::i64, MVT::v8i8, in HexagonTargetLowering()
1727 MVT::v2i16, MVT::v4i16, MVT::v2i32}) { in HexagonTargetLowering()
1733 for (MVT VT : {MVT::v2i1, MVT::v4i1, MVT::v8i1}) { in HexagonTargetLowering()
1738 for (MVT VT : {MVT::v2i16, MVT::v4i8, MVT::v8i8, MVT::v2i32, MVT::v4i16, in HexagonTargetLowering()
1782 for (MVT VT : {MVT::i8, MVT::i16, MVT::i32, MVT::i64, MVT::f32, MVT::f64, in HexagonTargetLowering()
[all …]
|
| /freebsd-13.1/contrib/llvm-project/llvm/lib/Target/M68k/ |
| H A D | M68kExpandPseudo.cpp | 85 return TII->ExpandMOVX_RR(MIB, MVT::i16, MVT::i8); in ExpandMI()
87 return TII->ExpandMOVX_RR(MIB, MVT::i32, MVT::i8); in ExpandMI()
89 return TII->ExpandMOVX_RR(MIB, MVT::i32, MVT::i16); in ExpandMI()
92 return TII->ExpandMOVSZX_RR(MIB, true, MVT::i16, MVT::i8); in ExpandMI()
94 return TII->ExpandMOVSZX_RR(MIB, true, MVT::i32, MVT::i8); in ExpandMI()
96 return TII->ExpandMOVSZX_RR(MIB, true, MVT::i32, MVT::i16); in ExpandMI()
99 return TII->ExpandMOVSZX_RR(MIB, false, MVT::i16, MVT::i8); in ExpandMI()
101 return TII->ExpandMOVSZX_RR(MIB, false, MVT::i32, MVT::i8); in ExpandMI()
103 return TII->ExpandMOVSZX_RR(MIB, false, MVT::i32, MVT::i16); in ExpandMI()
107 MVT::i8); in ExpandMI()
[all …]
|
| /freebsd-13.1/contrib/llvm-project/llvm/lib/Target/Sparc/ |
| H A D | SparcISelLowering.cpp | 107 assert((LocVT == MVT::f32 || LocVT == MVT::f128 in CC_Sparc64_Full()
1469 for (MVT VT : MVT::fp_valuetypes()) { in SparcTargetLowering()
1476 for (MVT VT : MVT::integer_valuetypes()) in SparcTargetLowering()
2344 assert(VT == MVT::i32 || VT == MVT::i64); in LowerFP_TO_SINT()
2375 EVT floatVT = (OpVT == MVT::i32) ? MVT::f32 : MVT::f64; in LowerSINT_TO_FP()
2408 assert(VT == MVT::i32 || VT == MVT::i64); in LowerFP_TO_UINT()
2422 assert(OpVT == MVT::i32 || OpVT == MVT::i64); in LowerUINT_TO_FP()
3279 if (VT == MVT::f32 || VT == MVT::i32) in getRegForInlineAsmConstraint()
3281 else if (VT == MVT::f64 || VT == MVT::i64) in getRegForInlineAsmConstraint()
3288 if (VT == MVT::f32 || VT == MVT::i32) in getRegForInlineAsmConstraint()
[all …]
|
| /freebsd-13.1/contrib/llvm-project/llvm/lib/Target/WebAssembly/Utils/ |
| H A D | WebAssemblyTypeUtilities.cpp | 133 case MVT::i32: in toValType()
135 case MVT::i64: in toValType()
137 case MVT::f32: in toValType()
139 case MVT::f64: in toValType()
141 case MVT::v16i8: in toValType()
142 case MVT::v8i16: in toValType()
143 case MVT::v4i32: in toValType()
144 case MVT::v2i64: in toValType()
145 case MVT::v4f32: in toValType()
146 case MVT::v2f64: in toValType()
[all …]
|
| /freebsd-13.1/contrib/llvm-project/llvm/lib/Target/WebAssembly/ |
| H A D | WebAssemblyFastISel.cpp | 123 MVT::SimpleValueType getLegalType(MVT::SimpleValueType VT) { in getLegalType()
125 case MVT::i1: in getLegalType()
126 case MVT::i8: in getLegalType()
127 case MVT::i16: in getLegalType()
129 case MVT::i32: in getLegalType()
445 case MVT::i1: in zeroExtendToI32()
452 case MVT::i8: in zeroExtendToI32()
481 case MVT::i1: in signExtendToI32()
482 case MVT::i8: in signExtendToI32()
931 case MVT::i1: in selectSelect()
[all …]
|
| H A D | WebAssemblyISelLowering.cpp | 79 for (auto T : {MVT::i32, MVT::i64, MVT::f32, MVT::f64}) { in WebAssemblyTargetLowering()
84 for (auto T : {MVT::v16i8, MVT::v8i16, MVT::v4i32, MVT::v4f32, MVT::v2i64, in WebAssemblyTargetLowering()
111 for (auto T : {MVT::f32, MVT::f64, MVT::v4f32, MVT::v2f64}) { in WebAssemblyTargetLowering()
145 for (auto T : {MVT::v16i8, MVT::v8i16, MVT::v4i32, MVT::v2i64}) in WebAssemblyTargetLowering()
183 for (auto T : {MVT::v16i8, MVT::v8i16, MVT::v4i32, MVT::v2i64}) in WebAssemblyTargetLowering()
187 for (auto T : {MVT::v16i8, MVT::v8i16, MVT::v4i32, MVT::v4f32, MVT::v2i64, in WebAssemblyTargetLowering()
192 for (auto T : {MVT::v16i8, MVT::v8i16, MVT::v4i32, MVT::v4f32, MVT::v2i64, in WebAssemblyTargetLowering()
203 for (auto T : {MVT::v16i8, MVT::v8i16, MVT::v4i32, MVT::v4f32, MVT::v2i64, in WebAssemblyTargetLowering()
211 for (auto T : {MVT::v16i8, MVT::v8i16, MVT::v4i32, MVT::v4f32, MVT::v2i64, in WebAssemblyTargetLowering()
272 for (auto T : {MVT::i32, MVT::i64, MVT::f32, MVT::f64}) in WebAssemblyTargetLowering()
[all …]
|
| /freebsd-13.1/contrib/llvm-project/llvm/lib/Target/PowerPC/ |
| H A D | PPCFastISel.cpp | 289 if (VT == MVT::i8 || VT == MVT::i16 || VT == MVT::i32) { in isLoadTypeLegal()
841 if (SrcVT == MVT::i64 || SrcVT == MVT::i32 || SrcVT == MVT::i16 || in PPCEmitCmp()
1512 if (RetVT == MVT::i8 || RetVT == MVT::i16 || RetVT == MVT::i32) in finishCall()
1583 if (RetVT != MVT::isVoid && RetVT != MVT::i8 && RetVT != MVT::i16 && in fastLowerCall()
1584 RetVT != MVT::i32 && RetVT != MVT::i64 && RetVT != MVT::f32 && in fastLowerCall()
1810 if (SrcVT != MVT::i8 && SrcVT != MVT::i16 && SrcVT != MVT::i32) in PPCEmitIntExt()
1880 if (SrcVT != MVT::i64 && SrcVT != MVT::i32 && SrcVT != MVT::i16) in SelectTrunc()
1883 if (DestVT != MVT::i32 && DestVT != MVT::i16 && DestVT != MVT::i8) in SelectTrunc()
2219 if (VT != MVT::i64 && VT != MVT::i32 && VT != MVT::i16 && VT != MVT::i8 && in PPCMaterializeInt()
2353 if (VT != MVT::i32 && VT != MVT::i16 && VT != MVT::i8) in tryToFoldLoadIntoMI()
[all …]
|
| H A D | PPCCallingConv.h | 22 bool RetCC_PPC(unsigned ValNo, MVT ValVT, MVT LocVT,
25 bool RetCC_PPC64_ELF_FIS(unsigned ValNo, MVT ValVT, MVT LocVT,
28 bool RetCC_PPC_Cold(unsigned ValNo, MVT ValVT, MVT LocVT,
31 bool CC_PPC32_SVR4(unsigned ValNo, MVT ValVT, MVT LocVT,
34 bool CC_PPC64_ELF_FIS(unsigned ValNo, MVT ValVT, MVT LocVT,
37 bool CC_PPC32_SVR4_ByVal(unsigned ValNo, MVT ValVT, MVT LocVT,
40 bool CC_PPC32_SVR4_VarArg(unsigned ValNo, MVT ValVT, MVT LocVT,
|