| /freebsd-12.1/contrib/llvm/lib/Target/AVR/ |
| H A D | AVRTargetMachine.cpp | 31 static StringRef getCPU(StringRef CPU) { in getCPU() function 49 : LLVMTargetMachine(T, AVRDataLayout, TT, getCPU(CPU), FS, Options, in AVRTargetMachine() 52 SubTarget(TT, getCPU(CPU), FS, *this) { in AVRTargetMachine()
|
| /freebsd-12.1/contrib/llvm/lib/Target/AMDGPU/Utils/ |
| H A D | AMDGPUBaseInfo.cpp | 185 auto Version = getIsaVersion(STI->getCPU()); in streamIsaVersion() 281 IsaVersion Version = getIsaVersion(STI->getCPU()); in getSGPRAllocGranule() 292 IsaVersion Version = getIsaVersion(STI->getCPU()); in getTotalNumSGPRs() 302 IsaVersion Version = getIsaVersion(STI->getCPU()); in getAddressableNumSGPRs() 325 IsaVersion Version = getIsaVersion(STI->getCPU()); in getMaxNumSGPRs() 342 IsaVersion Version = getIsaVersion(STI->getCPU()); in getNumExtraSGPRs() 415 IsaVersion Version = getIsaVersion(STI->getCPU()); in initDefaultAMDKernelCodeT()
|
| /freebsd-12.1/contrib/llvm/tools/clang/lib/Basic/Targets/ |
| H A D | Mips.h | 175 const std::string &getCPU() const { return CPU; } in getCPU() function 181 CPU = getCPU(); in initFeatureMap()
|
| H A D | Mips.cpp | 63 return llvm::StringSwitch<unsigned>(getCPU()) in getISARev()
|
| /freebsd-12.1/contrib/llvm/lib/MC/MCDisassembler/ |
| H A D | Disassembler.cpp | 169 if (DC->getCPU().empty()) in getItineraryLatency() 174 InstrItineraryData IID = STI->getInstrItineraryForCPU(DC->getCPU()); in getItineraryLatency()
|
| H A D | Disassembler.h | 121 StringRef getCPU() const { return CPU; } in getCPU() function
|
| /freebsd-12.1/contrib/llvm/lib/Target/ARM/MCTargetDesc/ |
| H A D | ARMTargetStreamer.cpp | 121 if (STI.getCPU() == "xscale") in getArchForCPU() 164 const StringRef CPUString = STI.getCPU(); in emitTargetAttributes()
|
| /freebsd-12.1/contrib/llvm/lib/Target/Mips/MCTargetDesc/ |
| H A D | MipsAsmBackend.cpp | 592 MipsABIInfo ABI = MipsABIInfo::computeTargetABI(STI.getTargetTriple(), STI.getCPU(), Options); in createMipsAsmBackend() 593 return new MipsAsmBackend(T, MRI, STI.getTargetTriple(), STI.getCPU(), ABI.IsN32()); in createMipsAsmBackend()
|
| /freebsd-12.1/contrib/llvm/include/llvm/MC/ |
| H A D | MCSubtargetInfo.h | 69 StringRef getCPU() const { return CPU; } in getCPU() function
|
| /freebsd-12.1/contrib/llvm/lib/Target/AMDGPU/MCTargetDesc/ |
| H A D | AMDGPUTargetStreamer.cpp | 247 IsaVersion IVersion = getIsaVersion(STI.getCPU()); in EmitAmdhsaKernelDescriptor() 373 EFlags |= getElfMach(STI.getCPU()); in AMDGPUTargetELFStreamer()
|
| /freebsd-12.1/contrib/llvm/lib/Target/Hexagon/MCTargetDesc/ |
| H A D | HexagonMCDuplexInfo.cpp | 643 if (STI.getCPU().equals_lower("hexagonv5") || in isOrderedDuplexPair() 644 STI.getCPU().equals_lower("hexagonv55") || in isOrderedDuplexPair() 645 STI.getCPU().equals_lower("hexagonv60")) { in isOrderedDuplexPair()
|
| H A D | HexagonMCTargetDesc.cpp | 419 auto F = ElfFlags.find(STI.getCPU()); in GetELFFlags()
|
| H A D | HexagonAsmBackend.cpp | 776 StringRef CPUString = Hexagon_MC::selectHexagonCPU(STI.getCPU()); in createHexagonAsmBackend()
|
| H A D | HexagonShuffler.cpp | 205 HexagonCVIResource::SetupTUL(&TUL, STI.getCPU()); in HexagonShuffler()
|
| /freebsd-12.1/contrib/llvm/lib/Target/AArch64/ |
| H A D | AArch64SIMDInstrOpt.cpp | 223 std::string Subtarget = SchedModel.getSubtargetInfo()->getCPU(); in shouldReplaceInst() 292 std::string Subtarget = SchedModel.getSubtargetInfo()->getCPU(); in shouldExitEarly()
|
| /freebsd-12.1/cddl/contrib/opensolaris/cmd/dtrace/test/cmd/jdtrace/ |
| H A D | JDTrace.java | 231 out.printf("%3s %-41s ", data.getCPU(), in consumeProbeData() 240 data.getCPU(), probe.getID(), in consumeProbeData()
|
| /freebsd-12.1/contrib/llvm/lib/Target/AMDGPU/ |
| H A D | AMDGPUMCInstLower.cpp | 311 if (!MI->isPseudo() && STI.isCPUStringValid(STI.getCPU())) { in EmitInstruction()
|
| H A D | SIMemoryLegalizer.cpp | 608 IV = getIsaVersion(ST.getCPU()); in SICacheControl()
|
| H A D | AMDGPUAsmPrinter.cpp | 150 IsaVersion Version = getIsaVersion(getSTI()->getCPU()); in EmitStartOfAsmFile()
|
| H A D | SIInsertWaitcnts.cpp | 1342 IV = AMDGPU::getIsaVersion(ST->getCPU()); in runOnMachineFunction()
|
| /freebsd-12.1/contrib/llvm/lib/Target/AMDGPU/AsmParser/ |
| H A D | AMDGPUAsmParser.cpp | 921 AMDGPU::IsaVersion ISA = AMDGPU::getIsaVersion(getSTI().getCPU()); in AMDGPUAsmParser() 1829 if (AMDGPU::getIsaVersion(getSTI().getCPU()).Major < 6) in updateGprCountSymbols() 2640 IsaVersion Version = getIsaVersion(getSTI().getCPU()); in calculateGPRBlocks() 2681 IsaVersion IVersion = getIsaVersion(getSTI().getCPU()); in ParseDirectiveAMDHSAKernel() 2940 AMDGPU::IsaVersion ISA = AMDGPU::getIsaVersion(getSTI().getCPU()); in ParseDirectiveHSACodeObjectISA() 3734 AMDGPU::IsaVersion ISA = AMDGPU::getIsaVersion(getSTI().getCPU()); in parseCnt() 3769 AMDGPU::IsaVersion ISA = AMDGPU::getIsaVersion(getSTI().getCPU()); in parseSWaitCntOps()
|
| /freebsd-12.1/contrib/llvm/lib/Target/AMDGPU/InstPrinter/ |
| H A D | AMDGPUInstPrinter.cpp | 1158 AMDGPU::IsaVersion ISA = AMDGPU::getIsaVersion(STI.getCPU()); in printWaitFlag()
|
| /freebsd-12.1/contrib/llvm/lib/Target/Mips/AsmParser/ |
| H A D | MipsAsmParser.cpp | 487 sti.getCPU(), Options)) { in MipsAsmParser() 521 if (getSTI().getCPU() == "mips64r6" && inMicroMipsMode()) in MipsAsmParser()
|