| /dpdk/drivers/net/octeontx/ |
| H A D | octeontx_ethdev_ops.c | 230 fc_conf->low_water = conf.low_water; in octeontx_dev_flow_ctrl_get() 255 fc_conf->low_water == fc->low_water && in octeontx_dev_flow_ctrl_set() 262 fc_conf->high_water < fc_conf->low_water) { in octeontx_dev_flow_ctrl_set() 269 if (fc_conf->high_water % BIT(4) || fc_conf->low_water % BIT(4)) { in octeontx_dev_flow_ctrl_set() 280 conf.low_water = fc_conf->low_water; in octeontx_dev_flow_ctrl_set() 290 fc->low_water = fc_conf->low_water; in octeontx_dev_flow_ctrl_set() 311 fc->def_lowmark = fc_conf.low_water; in octeontx_dev_flow_ctrl_init() 328 fc_conf.low_water = fc->def_lowmark; in octeontx_dev_flow_ctrl_fini()
|
| H A D | octeontx_ethdev.h | 101 uint16_t low_water; member
|
| /dpdk/drivers/net/txgbe/base/ |
| H A D | txgbe_dcb.c | 37 !hw->fc.low_water[tc_num]) { in txgbe_dcb_pfc_enable() 43 if (hw->fc.low_water[tc_num] >= hw->fc.high_water[tc_num]) { in txgbe_dcb_pfc_enable() 122 fcrtl = TXGBE_FCWTRLO_TH(hw->fc.low_water[tc_num]) | in txgbe_dcb_pfc_enable()
|
| H A D | txgbe_dcb_hw.c | 223 fcrtl = TXGBE_FCWTRLO_TH(hw->fc.low_water[i]) | in txgbe_dcb_config_pfc_raptor()
|
| H A D | txgbe_hw.c | 877 if (!hw->fc.low_water[i] || in txgbe_fc_enable() 878 hw->fc.low_water[i] >= hw->fc.high_water[i]) { in txgbe_fc_enable() 950 fcrtl = TXGBE_FCWTRLO_TH(hw->fc.low_water[i]) | in txgbe_fc_enable()
|
| /dpdk/drivers/net/octeontx/base/ |
| H A D | octeontx_bgx.c | 373 cfg->low_water = conf.low_water; in octeontx_bgx_port_flow_ctrl_cfg()
|
| H A D | octeontx_bgx.h | 140 uint16_t low_water; member
|
| /dpdk/drivers/net/e1000/ |
| H A D | em_ethdev.c | 828 hw->fc.low_water = hw->fc.high_water - 1500; in em_hardware_init() 850 hw->fc.low_water = 0x5048; in em_hardware_init() 1663 fc_conf->low_water = hw->fc.low_water; in eth_em_flow_ctrl_get() 1718 (fc_conf->high_water < fc_conf->low_water)) { in eth_em_flow_ctrl_set() 1727 hw->fc.low_water = fc_conf->low_water; in eth_em_flow_ctrl_set()
|
| H A D | igb_ethdev.c | 1647 hw->fc.low_water = hw->fc.high_water - 1500; in igb_hardware_init() 3002 fc_conf->low_water = hw->fc.low_water; in eth_igb_flow_ctrl_get() 3058 (fc_conf->high_water < fc_conf->low_water)) { in eth_igb_flow_ctrl_set() 3067 hw->fc.low_water = fc_conf->low_water; in eth_igb_flow_ctrl_set()
|
| /dpdk/drivers/bus/dpaa/include/ |
| H A D | fsl_fman.h | 101 u32 high_water, u32 low_water, u32 bpid);
|
| /dpdk/drivers/net/dpaa/ |
| H A D | dpaa_ethdev.c | 1333 if (fc_conf->high_water < fc_conf->low_water) { in dpaa_flow_ctrl_set() 1344 fc_conf->low_water, in dpaa_flow_ctrl_set() 1354 net_fc->low_water = fc_conf->low_water; in dpaa_flow_ctrl_set() 1376 fc_conf->low_water = net_fc->low_water; in dpaa_flow_ctrl_get()
|
| /dpdk/drivers/net/igc/ |
| H A D | igc_ethdev.c | 894 hw->fc.low_water = hw->fc.high_water - 1500; in igc_hardware_init() 2130 fc_conf->low_water = hw->fc.low_water; in eth_igc_flow_ctrl_get() 2179 fc_conf->high_water < fc_conf->low_water) { in eth_igc_flow_ctrl_set() 2182 fc_conf->high_water, fc_conf->low_water, in eth_igc_flow_ctrl_set() 2207 hw->fc.low_water = fc_conf->low_water; in eth_igc_flow_ctrl_set()
|
| /dpdk/drivers/bus/dpaa/base/fman/ |
| H A D | fman_hw.c | 400 u32 low_water, u32 bpid) in fman_if_set_fc_threshold() argument 409 return bm_pool_set_hw_threshold(bpid, low_water, high_water); in fman_if_set_fc_threshold()
|
| /dpdk/drivers/net/ixgbe/base/ |
| H A D | ixgbe_82598.c | 401 if (!hw->fc.low_water[i] || in ixgbe_fc_enable_82598() 402 hw->fc.low_water[i] >= hw->fc.high_water[i]) { in ixgbe_fc_enable_82598() 496 fcrtl = (hw->fc.low_water[i] << 10) | IXGBE_FCRTL_XONE; in ixgbe_fc_enable_82598()
|
| H A D | ixgbe_dcb_82598.c | 260 fcrtl = (hw->fc.low_water[i] << 10) | IXGBE_FCRTL_XONE; in ixgbe_dcb_config_pfc_82598()
|
| H A D | ixgbe_dcb_82599.c | 310 fcrtl = (hw->fc.low_water[i] << 10) | IXGBE_FCRTL_XONE; in ixgbe_dcb_config_pfc_82599()
|
| /dpdk/drivers/net/ngbe/ |
| H A D | ngbe_ethdev.c | 388 hw->fc.low_water = NGBE_FC_XON_LOTH; in eth_ngbe_dev_init() 2251 fc_conf->low_water = hw->fc.low_water; in ngbe_flow_ctrl_get() 2312 fc_conf->high_water < fc_conf->low_water) { in ngbe_flow_ctrl_set() 2321 hw->fc.low_water = fc_conf->low_water; in ngbe_flow_ctrl_set()
|
| /dpdk/drivers/net/axgbe/ |
| H A D | axgbe_ethdev.h | 518 uint32_t low_water[AXGBE_PRIORITY_QUEUES]; member
|
| H A D | axgbe_ethdev.c | 1263 fc.low_water[0] = AXGMAC_MTL_IOREAD_BITS(pdata, 0, MTL_Q_RQFCR, RFA); in axgbe_flow_ctrl_get() 1277 fc_conf->high_water = (1024 + (fc.low_water[0] << 9)) / 1024; in axgbe_flow_ctrl_get() 1278 fc_conf->low_water = (1024 + (fc.high_water[0] << 9)) / 1024; in axgbe_flow_ctrl_get() 1300 AXGMAC_FLOW_CONTROL_VALUE(1024 * fc_conf->low_water)); in axgbe_flow_ctrl_set() 1354 AXGMAC_FLOW_CONTROL_VALUE(1024 * pfc_conf->fc.low_water)); in axgbe_priority_flow_ctrl_set()
|
| /dpdk/drivers/net/ngbe/base/ |
| H A D | ngbe_hw.c | 838 if (!hw->fc.low_water || in ngbe_fc_enable() 839 hw->fc.low_water >= hw->fc.high_water) { in ngbe_fc_enable() 908 fcrtl = NGBE_FCWTRLO_TH(hw->fc.low_water) | in ngbe_fc_enable()
|
| H A D | ngbe_type.h | 109 u32 low_water; /* Flow Ctrl Low-water */ member
|
| /dpdk/drivers/net/txgbe/ |
| H A D | txgbe_ethdev.c | 635 hw->fc.low_water[i] = TXGBE_FC_XON_LOTH; in eth_txgbe_dev_init() 3193 fc_conf->low_water = hw->fc.low_water[0]; in txgbe_flow_ctrl_get() 3255 fc_conf->high_water < fc_conf->low_water) { in txgbe_flow_ctrl_set() 3264 hw->fc.low_water[0] = fc_conf->low_water; in txgbe_flow_ctrl_set() 3315 pfc_conf->fc.high_water <= pfc_conf->fc.low_water) { in txgbe_priority_flow_ctrl_set() 3324 hw->fc.low_water[tc_num] = pfc_conf->fc.low_water; in txgbe_priority_flow_ctrl_set()
|
| /dpdk/drivers/net/ixgbe/ |
| H A D | ixgbe_ethdev.c | 1147 hw->fc.low_water[i] = IXGBE_FC_LO; in eth_ixgbe_dev_init() 4732 fc_conf->low_water = hw->fc.low_water[0]; in ixgbe_flow_ctrl_get() 4801 (fc_conf->high_water < fc_conf->low_water)) { in ixgbe_flow_ctrl_set() 4810 hw->fc.low_water[0] = fc_conf->low_water; in ixgbe_flow_ctrl_set() 4848 if ((!hw->fc.high_water[tc_num]) || (!hw->fc.low_water[tc_num])) { in ixgbe_dcb_pfc_enable_generic() 4854 if (hw->fc.low_water[tc_num] >= hw->fc.high_water[tc_num]) { in ixgbe_dcb_pfc_enable_generic() 4934 fcrtl = (hw->fc.low_water[tc_num] << 10) | IXGBE_FCRTL_XONE; in ixgbe_dcb_pfc_enable_generic() 5006 (pfc_conf->fc.high_water <= pfc_conf->fc.low_water)) { in ixgbe_priority_flow_ctrl_set() 5015 hw->fc.low_water[tc_num] = pfc_conf->fc.low_water; in ixgbe_priority_flow_ctrl_set()
|
| /dpdk/drivers/net/igc/base/ |
| H A D | igc_hw.h | 886 u32 low_water; /* Flow control low-water mark */ member
|
| /dpdk/drivers/net/e1000/base/ |
| H A D | e1000_hw.h | 863 u32 low_water; /* Flow control low-water mark */ member
|