| /llvm-project-15.0.7/llvm/lib/Target/ARM/ |
| H A D | MVEVPTBlockPass.cpp | 68 unsigned &NewOpcode) { in findVCMPToFoldIntoVPST()
275 unsigned NewOpcode; in InsertVPTBlocks() local
|
| /llvm-project-15.0.7/llvm/lib/Target/X86/ |
| H A D | X86FixupLEAs.cpp | 531 unsigned NewOpcode = AluI->getOpcode(); in optLEAALU() local
595 unsigned NewOpcode = getADDrrFromLEA(MI.getOpcode()); in optTwoAddrLEA() local
619 unsigned NewOpcode = getINCDECFromLEA(MI.getOpcode(), IsINC); in optTwoAddrLEA() local
630 unsigned NewOpcode = getADDriFromLEA(MI.getOpcode(), Disp); in optTwoAddrLEA() local
|
| H A D | X86MCInstLower.cpp | 350 unsigned NewOpcode = 0; in SimplifyMOVSX() local
|
| /llvm-project-15.0.7/llvm/lib/Target/AMDGPU/ |
| H A D | GCNCreateVOPD.cpp | 66 int NewOpcode = AMDGPU::getVOPDFull(AMDGPU::getVOPDOpcode(Opc1), in doReplace() local
|
| H A D | R600MachineCFGStructurizer.cpp | 435 int NewOpcode, const DebugLoc &DL) { in insertInstrEnd()
444 int NewOpcode, in insertInstrBefore()
457 MachineBasicBlock::iterator I, int NewOpcode) { in insertInstrBefore()
469 MachineBasicBlock::iterator I, int NewOpcode, const DebugLoc &DL) { in insertCondBranchBefore()
482 MachineBasicBlock *blk, MachineBasicBlock::iterator I, int NewOpcode, in insertCondBranchBefore()
|
| H A D | SIShrinkInstructions.cpp | 330 unsigned NewOpcode = AMDGPU::getMIMGOpcode(Info->BaseOpcode, NewEncoding, in shrinkMIMG() local
359 unsigned NewOpcode = AMDGPU::INSTRUCTION_LIST_END; in shrinkMadFma() local
|
| H A D | SIOptimizeExecMasking.cpp | 561 const int NewOpcode = AMDGPU::getVCMPXOpFromVCMP(VCmp.getOpcode()); in optimizeVCMPSaveExecSequence() local
|
| H A D | SIWholeQuadMode.cpp | 771 unsigned NewOpcode = 0; in splitBlock() local
|
| /llvm-project-15.0.7/llvm/lib/Target/Hexagon/ |
| H A D | HexagonCFGOptimizer.cpp | 85 int NewOpcode = 0; in InvertAndChangeJumpTarget() local
|
| H A D | HexagonVLIWPacketizer.cpp | 461 int NewOpcode; in promoteToDotNew() local
471 int NewOpcode = HII->getDotOldOp(MI); in demoteToDotOld() local
890 int NewOpcode = (RC != &Hexagon::PredRegsRegClass) ? HII->getDotNewOp(MI) : in canPromoteToDotNew() local
|
| H A D | HexagonInstrInfo.cpp | 1636 unsigned NewOpcode = getInvertedPredicatedOpcode(opcode); in reverseBranchCondition() local
3827 int NewOpcode = Hexagon::getPredNewOpcode(MI.getOpcode()); in getDotNewPredOp() local
4624 unsigned NewOpcode = getInvertedPredicatedOpcode(MI.getOpcode()); in invertAndChangeJumpTarget() local
|
| /llvm-project-15.0.7/llvm/lib/Target/Lanai/ |
| H A D | LanaiRegisterInfo.cpp | 228 unsigned NewOpcode = getOppositeALULoOpcode(MI.getOpcode()); in eliminateFrameIndex() local
|
| /llvm-project-15.0.7/bolt/lib/Target/X86/ |
| H A D | X86MCPlusBuilder.cpp | 1210 unsigned NewOpcode = 0; in changeToPushOrPop() local
1593 unsigned NewOpcode = 0; in replaceMemOperandWithImm() local
1633 unsigned NewOpcode; in replaceMemOperandWithReg() local
1697 int NewOpcode; in convertJmpToTailCall() local
1724 int NewOpcode; in convertTailCallToJmp() local
1746 int NewOpcode; in convertTailCallToCall() local
1771 const auto NewOpcode = in convertCallToIndirectCall() local
1901 unsigned NewOpcode = 0; in convertMoveToConditionalMove() local
2418 unsigned NewOpcode; in createSaveToStack() local
2449 unsigned NewOpcode; in createLoad() local
[all …]
|
| /llvm-project-15.0.7/llvm/lib/Target/ARC/ |
| H A D | ARCOptAddrMode.cpp | 264 int NewOpcode = ARC::getPostIncOpcode(Ldst.getOpcode()); in tryToCombine() local
452 void ARCOptAddrMode::changeToAddrMode(MachineInstr &Ldst, unsigned NewOpcode, in changeToAddrMode()
|
| /llvm-project-15.0.7/llvm/lib/Target/XCore/ |
| H A D | XCoreRegisterInfo.cpp | 137 int NewOpcode; in InsertSPImmInst() local
|
| /llvm-project-15.0.7/llvm/lib/Target/AArch64/ |
| H A D | AArch64ExpandPseudoInsts.cpp | 515 int NewOpcode; in expand_DestructiveOp() local
|
| /llvm-project-15.0.7/llvm/lib/Target/Mips/ |
| H A D | MipsDelaySlotFiller.cpp | 563 unsigned NewOpcode = TII->getEquivalentCompactForm(Branch); in replaceWithCompactBranch() local
|
| /llvm-project-15.0.7/llvm/lib/Target/SystemZ/ |
| H A D | SystemZInstrInfo.cpp | 130 unsigned NewOpcode = getOpcodeForOffset(SystemZ::LA, Offset); in splitAdjDynAlloc() local
965 unsigned NewOpcode; in convertToThreeAddress() local
|
| H A D | SystemZFrameLowering.cpp | 726 unsigned NewOpcode = ZII->getOpcodeForOffset(Opcode, Offset); in emitEpilogue() local
|
| /llvm-project-15.0.7/llvm/include/llvm/CodeGen/GlobalISel/ |
| H A D | InstructionSelectorImpl.h | 847 int64_t NewOpcode = MatchTable[CurrentIdx++]; in executeMatchTable() local
|
| /llvm-project-15.0.7/llvm/lib/Target/PowerPC/ |
| H A D | PPCAsmPrinter.cpp | 1361 unsigned NewOpcode = in emitInstruction() local
1375 unsigned NewOpcode = in emitInstruction() local
|
| H A D | PPCRegisterInfo.cpp | 1609 unsigned NewOpcode = 0u; in eliminateFrameIndex() local
|
| /llvm-project-15.0.7/clang-tools-extra/clang-tidy/readability/ |
| H A D | SimplifyBooleanExprCheck.cpp | 941 auto NewOpcode = getDemorganFlippedOperator(Inner->getOpcode()); in reportDeMorgan() local
|
| /llvm-project-15.0.7/llvm/lib/Target/Mips/MCTargetDesc/ |
| H A D | MipsMCCodeEmitter.cpp | 191 int NewOpcode = -1; in encodeInstruction() local
|
| /llvm-project-15.0.7/llvm/lib/Target/PowerPC/AsmParser/ |
| H A D | PPCAsmParser.cpp | 1508 std::string NewOpcode; in ParseInstruction() local
|