| /llvm-project-15.0.7/llvm/utils/TableGen/GlobalISel/ |
| H A D | GIMatchDagOperands.h | 48 bool IsDef; variable
51 GIMatchDagOperand(unsigned Idx, StringRef Name, bool IsDef) in GIMatchDagOperand() argument
52 : Idx(Idx), Name(Name), IsDef(IsDef) {} in GIMatchDagOperand()
56 bool isDef() const { return IsDef; } in isDef()
66 bool IsDef);
95 void add(StringRef Name, unsigned Idx, bool IsDef);
|
| H A D | GIMatchDagOperands.cpp | 16 Profile(ID, Idx, Name, IsDef); in Profile()
20 StringRef Name, bool IsDef) { in Profile() argument
23 ID.AddBoolean(IsDef); in Profile()
26 void GIMatchDagOperandList::add(StringRef Name, unsigned Idx, bool IsDef) { in add() argument
28 Operands.emplace_back(Operands.size(), Name, IsDef); in add()
|
| /llvm-project-15.0.7/llvm/include/llvm/CodeGen/ |
| H A D | MachineOperand.h | 93 unsigned IsDef : 1; variable
371 return !IsDef; in isUse()
376 return IsDef; in isDef()
386 return IsDeadOrKill & IsDef; in isDead()
391 return IsDeadOrKill & !IsDef; in isKill()
510 assert(isReg() && !IsDef && "Wrong MachineOperand mutator");
516 assert(isReg() && IsDef && "Wrong MachineOperand mutator");
533 assert(isReg() && IsDef && "Wrong MachineOperand mutator");
538 assert(isReg() && !IsDef && "Wrong MachineOperand mutator");
810 Op.IsDef = isDef;
|
| H A D | RDFGraph.h | 792 static bool IsDef(const NodeAddr<NodeBase*> BA) { in IsDef() function
|
| /llvm-project-15.0.7/llvm/utils/TableGen/ |
| H A D | InstrDocsEmitter.cpp | 152 bool IsDef = i < II->Operands.NumDefs; in EmitInstrDocs() local
166 OS << "* " << (IsDef ? "DEF" : "USE") << " ``" << Op.Rec->getName() in EmitInstrDocs()
177 OS << "* " << (IsDef ? "DEF" : "USE") << " ``" << Op.Rec->getName() in EmitInstrDocs()
|
| H A D | GlobalISelEmitter.cpp | 2805 bool IsDef; member in __anoncee47b830111::AddRegisterRenderer
2810 const Record *RegisterDef, bool IsDef = false) in AddRegisterRenderer() argument
2812 IsDef(IsDef), Target(Target) {} in AddRegisterRenderer()
2835 if (IsDef) in emitRenderOpcodes()
2851 bool IsDef; member in __anoncee47b830111::TempRegRenderer
2855 TempRegRenderer(unsigned InsnID, unsigned TempRegID, bool IsDef = false, in TempRegRenderer() argument
2859 SubRegIdx(SubReg), IsDef(IsDef), IsDead(IsDead) {} in TempRegRenderer()
2867 assert(!IsDef); in emitRenderOpcodes()
2876 if (IsDef) { in emitRenderOpcodes()
|
| /llvm-project-15.0.7/llvm/tools/llvm-exegesis/lib/ |
| H A D | MCInstrDescView.cpp | 44 bool Operand::isDef() const { return IsDef; } in isDef()
46 bool Operand::isUse() const { return !IsDef; } in isUse()
117 Operand.IsDef = (OpIndex < Description->getNumDefs()); in create()
135 Operand.IsDef = true; in create()
144 Operand.IsDef = false; in create()
|
| H A D | Assembler.cpp | 102 const bool IsDef = OpIndex < MCID.getNumDefs(); in addInstruction() local
105 if (IsDef && !OpInfo.isOptionalDef()) in addInstruction()
|
| H A D | MCInstrDescView.h | 86 bool IsDef = false; member
|
| /llvm-project-15.0.7/llvm/lib/Target/Hexagon/ |
| H A D | RDFDeadCode.cpp | 136 if (DFG.IsDef(RA)) in collect()
151 for (NodeAddr<DefNode*> DA : IA.Addr->members_if(DFG.IsDef, DFG)) in collect()
225 else if (DFG.IsDef(RA)) in erase()
|
| H A D | HexagonConstExtenders.cpp | 329 bool IsDef = false; member
504 if (ED.IsDef) in operator <<()
1165 ED.IsDef = true; in recordExtender()
1185 ED.IsDef = true; in recordExtender()
1190 ED.IsDef = true; in recordExtender()
1194 ED.IsDef = true; in recordExtender()
1276 if (!ED.IsDef) in assignInits()
1296 if (ED.IsDef) in assignInits()
1852 assert((!ED.IsDef || ED.Rd.Reg != 0) && "Missing Rd for def"); in replaceInstr()
1877 if (ED.IsDef && Diff != 0) { in replaceInstr()
[all …]
|
| H A D | HexagonRDFOpt.cpp | 168 if (DFG.IsDef(RA) && DeadNodes.count(RA.Id)) in run()
258 for (NodeAddr<DefNode*> DA : IA.Addr->members_if(DFG.IsDef, DFG)) { in rewrite()
|
| H A D | HexagonFrameLowering.h | 175 bool IsDef, bool IsKill) const;
|
| H A D | RDFCopy.cpp | 144 for (NodeAddr<DefNode*> DA : SA.Addr->members_if(DFG.IsDef, DFG)) { in run()
|
| H A D | HexagonOptAddrMode.cpp | 185 if ((DFG->IsDef(AA) && AA.Id != OffsetRegRD) || in canRemoveAddasl()
248 for (NodeAddr<DefNode *> DA : SA.Addr->members_if(DFG->IsDef, *DFG)) { in getAllRealUses()
309 if ((DFG->IsDef(AA) && AA.Id != LRExtRegRD) || in isSafeToExtLR()
|
| /llvm-project-15.0.7/llvm/test/CodeGen/PowerPC/ |
| H A D | split-index-tc.ll | 23 …%IsDef.i = getelementptr inbounds %"class.llvm::MachineOperand", %"class.llvm::MachineOperand"* %0…
24 %1 = bitcast [3 x i8]* %IsDef.i to i24*
|
| /llvm-project-15.0.7/llvm/lib/Target/Mips/ |
| H A D | MipsSEISelDAGToDAG.h | 32 void addDSPCtrlRegOperands(bool IsDef, MachineInstr &MI,
|
| H A D | MipsDelaySlotFiller.cpp | 130 bool IsDef) const;
433 unsigned Reg, bool IsDef) const { in checkRegDefsUses()
434 if (IsDef) { in checkRegDefsUses()
|
| H A D | MipsSEISelDAGToDAG.cpp | 52 void MipsSEDAGToDAGISel::addDSPCtrlRegOperands(bool IsDef, MachineInstr &MI, in addDSPCtrlRegOperands() argument
57 IsDef ? RegState::ImplicitDefine : RegState::Implicit | RegState::Undef; in addDSPCtrlRegOperands()
|
| /llvm-project-15.0.7/llvm/lib/CodeGen/ |
| H A D | MachineOperand.cpp | 102 if (IsDef == Val) in setIsDef()
109 IsDef = Val; in setIsDef()
113 IsDef = Val; in setIsDef()
262 IsDef = isDef; in ChangeToRegister()
|
| H A D | RDFGraph.cpp | 1029 for (NodeAddr<DefNode*> DA : IA.Addr->members_if(IsDef, *this)) { in pushClobbers()
1075 for (NodeAddr<DefNode*> DA : IA.Addr->members_if(IsDef, *this)) { in pushDefs()
1384 for (NodeAddr<RefNode*> RA : IA.Addr->members_if(IsDef, *this)) in recordDefsForDF()
1631 return IsDef(RA) && (RA.Addr->getFlags() & NodeAttrs::Clobbering); in linkBlockRefs()
1634 return IsDef(RA) && !(RA.Addr->getFlags() & NodeAttrs::Clobbering); in linkBlockRefs()
|
| H A D | BranchFolding.cpp | 1836 bool IsDef = false; in findHoistingInsertPosAndDeps() local
1847 IsDef = true; in findHoistingInsertPosAndDeps()
1851 if (!IsDef) in findHoistingInsertPosAndDeps()
|
| /llvm-project-15.0.7/llvm/lib/Target/X86/ |
| H A D | X86LoadValueInjectionLoadHardening.cpp | 422 Owner.Addr->members_if(DataFlowGraph::IsDef, DFG)) { in getGadgetGraph()
475 NodeList Defs = ArgPhi.Addr->members_if(DataFlowGraph::IsDef, DFG); in getGadgetGraph()
487 NodeList Defs = SA.Addr->members_if(DataFlowGraph::IsDef, DFG); in getGadgetGraph()
|
| /llvm-project-15.0.7/llvm/lib/Target/AArch64/ |
| H A D | AArch64LoadStoreOptimizer.cpp | 865 [this, RegToRename, GetMatchingSubReg](MachineInstr &MI, bool IsDef) { in mergePairedInsns() argument
866 if (IsDef) { in mergePairedInsns()
1387 bool IsDef) { in canRenameUpToDef() argument
1400 FoundDef = IsDef; in canRenameUpToDef()
|
| /llvm-project-15.0.7/llvm/lib/CodeGen/MIRParser/ |
| H A D | MIParser.cpp | 452 Optional<unsigned> &TiedDefIdx, bool IsDef = false);
1652 bool IsDef) { in parseRegisterOperand() argument
1653 unsigned Flags = IsDef ? RegState::Define : 0; in parseRegisterOperand()
|