Home
last modified time | relevance | path

Searched refs:DISABLED (Results 1 – 25 of 76) sorted by relevance

1234

/llvm-project-15.0.7/llvm/test/MC/ARM/
H A Dnegative-immediates.s9 # CHECK-DISABLED: ADC
13 # CHECK-DISABLED: ADC
17 # CHECK-DISABLED: ADD
21 # CHECK-DISABLED: AND
25 # CHECK-DISABLED: BIC
29 # CHECK-DISABLED: CMP
33 # CHECK-DISABLED: CMN
37 # CHECK-DISABLED: MOV
41 # CHECK-DISABLED: MVN
45 # CHECK-DISABLED: SBC
[all …]
H A Dnegative-immediates-thumb1.s2 …tex-m0 %s -show-encoding -mattr=+no-neg-immediates 2>&1 | FileCheck %s -check-prefix=CHECK-DISABLED
8 # CHECK-DISABLED: note: instruction requires: NegativeImmediates
11 # CHECK-DISABLED: note: instruction requires: NegativeImmediates
15 # CHECK-DISABLED: note: instruction requires: NegativeImmediates
19 # CHECK-DISABLED: note: instruction requires: NegativeImmediates
/llvm-project-15.0.7/llvm/test/Transforms/OpenMP/
H A Dspmdization.ll231 ; AMDGPU-DISABLED-NEXT: entry:
285 ; NVPTX-DISABLED-NEXT: entry:
397 ; AMDGPU-DISABLED-NEXT: entry:
416 ; NVPTX-DISABLED-NEXT: entry:
476 ; NVPTX-DISABLED-NEXT: entry:
519 ; NVPTX-DISABLED-NEXT: entry:
630 ; NVPTX-DISABLED-NEXT: entry:
772 ; NVPTX-DISABLED-NEXT: entry:
838 ; NVPTX-DISABLED-NEXT: entry:
881 ; NVPTX-DISABLED-NEXT: entry:
[all …]
H A Dcustom_state_machines.ll3508 ; NVPTX-DISABLED-NEXT: entry:
3526 ; NVPTX-DISABLED-NEXT: entry:
3537 ; NVPTX-DISABLED-NEXT: entry:
3554 ; NVPTX-DISABLED-NEXT: entry:
3571 ; NVPTX-DISABLED-NEXT: entry:
3590 ; NVPTX-DISABLED-NEXT: entry:
3610 ; NVPTX-DISABLED-NEXT: entry:
3620 ; NVPTX-DISABLED-NEXT: entry:
3633 ; NVPTX-DISABLED-NEXT: entry:
3643 ; NVPTX-DISABLED-NEXT: entry:
[all …]
H A Dfold_generic_main_thread.ll30 ; CHECK-DISABLED: if.then:
33 ; CHECK-DISABLED: if.else:
36 ; CHECK-DISABLED: if.end:
38 ; CHECK-DISABLED-NEXT: ret void
67 ; CHECK-DISABLED-NEXT: entry:
72 ; CHECK-DISABLED: if.then:
75 ; CHECK-DISABLED: if.end:
76 ; CHECK-DISABLED-NEXT: ret void
107 ; CHECK-DISABLED-NEXT: entry:
112 ; CHECK-DISABLED: if.then:
[all …]
H A Dspmdization_guarding.ll179 ; CHECK-DISABLED-NEXT: entry:
186 ; CHECK-DISABLED: is_worker_check:
200 ; CHECK-DISABLED-NEXT: ret void
219 ; CHECK-DISABLED: user_code.entry:
230 ; CHECK-DISABLED: for.cond.i:
235 ; CHECK-DISABLED: for.body.i:
260 ; CHECK-DISABLED-NEXT: ret void
261 ; CHECK-DISABLED: worker.exit:
262 ; CHECK-DISABLED-NEXT: ret void
329 ; CHECK-DISABLED-NEXT: ret void
[all …]
H A Dremove_globalization.ll40 ; CHECK-DISABLED-NEXT: entry:
46 ; CHECK-DISABLED-NEXT: ret void
66 ; CHECK-DISABLED-NEXT: entry:
68 ; CHECK-DISABLED-NEXT: ret void
88 ; CHECK-DISABLED-NEXT: entry:
92 ; CHECK-DISABLED-NEXT: ret void
109 ; CHECK-DISABLED-NEXT: entry:
110 ; CHECK-DISABLED-NEXT: ret void
125 ; CHECK-DISABLED-NEXT: entry:
127 ; CHECK-DISABLED-NEXT: ret void
[all …]
/llvm-project-15.0.7/llvm/test/CodeGen/X86/
H A Dlea-opt.ll34 ; DISABLED-LABEL: test1:
50 ; DISABLED-NEXT: retq
55 ; DISABLED-NEXT: retq
107 ; DISABLED-LABEL: test2:
123 ; DISABLED-NEXT: retq
128 ; DISABLED-NEXT: retq
185 ; DISABLED-LABEL: test3:
201 ; DISABLED-NEXT: retq
206 ; DISABLED-NEXT: retq
261 ; DISABLED-LABEL: test4:
[all …]
H A Davoid-sfb.ll42 ; DISABLED-NEXT: retq
112 ; DISABLED-NEXT: retq
184 ; DISABLED-NEXT: retq
287 ; DISABLED-NEXT: retq
376 ; DISABLED-NEXT: retq
460 ; DISABLED-NEXT: retq
553 ; DISABLED-NEXT: retq
640 ; DISABLED-NEXT: retq
733 ; DISABLED-NEXT: retq
881 ; DISABLED-NEXT: retq
[all …]
H A Davoid-sfb-overlaps.ll39 ; DISABLED-LABEL: test_overlap_1:
40 ; DISABLED: # %bb.0: # %entry
41 ; DISABLED-NEXT: movl $7, -8(%rdi)
50 ; DISABLED-NEXT: retq
140 ; DISABLED-LABEL: test_overlap_2:
150 ; DISABLED-NEXT: retq
232 ; DISABLED-LABEL: test_overlap_3:
243 ; DISABLED-NEXT: retq
342 ; DISABLED-LABEL: test_overlap_4:
352 ; DISABLED-NEXT: retq
[all …]
/llvm-project-15.0.7/llvm/test/CodeGen/AArch64/
H A Dint-to-fp-no-neon.ll20 ; NEON-DISABLED-NEXT: ret
38 ; NEON-DISABLED-NEXT: ret
68 ; NEON-DISABLED-NEXT: ret
86 ; NEON-DISABLED-NEXT: ret
116 ; NEON-DISABLED-NEXT: ret
134 ; NEON-DISABLED-NEXT: ret
164 ; NEON-DISABLED-NEXT: ret
221 ; NEON-DISABLED-NEXT: ret
253 ; NEON-DISABLED-NEXT: ret
272 ; NEON-DISABLED-NEXT: ret
[all …]
H A Dmovid-no-neon.ll11 ; NEON-DISABLED-LABEL: get_float:
12 ; NEON-DISABLED: // %bb.0:
13 ; NEON-DISABLED-NEXT: fmov s0, wzr
14 ; NEON-DISABLED-NEXT: ret
24 ; NEON-DISABLED-LABEL: get_double:
25 ; NEON-DISABLED: // %bb.0:
26 ; NEON-DISABLED-NEXT: fmov d0, xzr
27 ; NEON-DISABLED-NEXT: ret
37 ; NEON-DISABLED-LABEL: get_half:
38 ; NEON-DISABLED: // %bb.0:
[all …]
H A Dfabd-no-neon.ll20 ; NEON-DISABLED-LABEL: fabd16:
21 ; NEON-DISABLED: // %bb.0:
23 ; NEON-DISABLED-NEXT: fabs h0, h0
24 ; NEON-DISABLED-NEXT: ret
36 ; NEON-DISABLED-LABEL: fabd32:
37 ; NEON-DISABLED: // %bb.0:
39 ; NEON-DISABLED-NEXT: fabs s0, s0
40 ; NEON-DISABLED-NEXT: ret
52 ; NEON-DISABLED-LABEL: fabd64:
53 ; NEON-DISABLED: // %bb.0:
[all …]
/llvm-project-15.0.7/llvm/test/CodeGen/Thumb2/LowOverheadLoops/
H A Dtail-pred-disabled-in-loloops.ll37 ; DISABLED-LABEL: check_option:
40 ; DISABLED-NEXT: cmp r3, #1
51 ; DISABLED-NEXT: mov r7, r8
53 ; DISABLED-NEXT: mov r4, r2
54 ; DISABLED-NEXT: mov r5, r1
55 ; DISABLED-NEXT: mov r6, r3
56 ; DISABLED-NEXT: dls lr, r8
60 ; DISABLED-NEXT: vctp.32 r6
62 ; DISABLED-NEXT: vpstt
68 ; DISABLED-NEXT: vpst
[all …]
/llvm-project-15.0.7/compiler-rt/test/fuzzer/
H A Donly-some-bytes.test13 DISABLED: %cpp_compiler %S/OnlySomeBytesTest.cpp -o %t-Fuzz
16 DISABLED: rm -rf %t/*
17 DISABLED: mkdir -p %t/IN
19 DISABLED: cat %t/IN/6 %t/IN/6 %t/IN/6 %t/IN/6 > %t/IN/8
20 DISABLED: cat %t/IN/8 %t/IN/8 %t/IN/8 %t/IN/8 > %t/IN/10
21 DISABLED: cat %t/IN/10 %t/IN/10 %t/IN/10 %t/IN/10 > %t/IN/12
31 DISABLED: (echo -n ABC; cat %t/IN/12) > %t/IN/ABC
35 DISABLED: rm -rf %t/IN_DFT
44 DISABLED: rm -rf %t/C %t/C1 && mkdir %t/C %t/C1 && cp %t/IN/* %t/C
47 DISABLED: grep BINGO %t/log
[all …]
H A Donly-some-bytes-fork.test10 DISABLED: %no_fuzzer_cpp_compiler -c -fno-sanitize=all -fsanitize=dataflow %S/../../lib/fuzzer/data…
11 DISABLED: %no_fuzzer_cpp_compiler -c -fno-sanitize=all -fPIC %S/../../lib/fuzzer/dat…
12 DISABLED: %no_fuzzer_cpp_compiler -fno-sanitize=all -fsanitize=dataflow -fsanitize-coverage=trac…
13 DISABLED: %cpp_compiler %S/OnlySomeBytesTest.cpp -o %t-Fuzz
16 DISABLED: rm -rf %t && mkdir %t
17 DISABLED: not %t-Fuzz -collect_data_flow=%t-DFT -use_value_profile=1 -runs=100000000 -fork=20 2> %t…
18 DISABLED: grep BINGO %t/log
/llvm-project-15.0.7/llvm/test/CodeGen/AMDGPU/
H A Damdgpu-codegenprepare-mul24.ll18 ; DISABLED-LABEL: @mul_i16(
20 ; DISABLED-NEXT: ret i16 [[MUL]]
43 ; DISABLED-LABEL: @smul24_i32(
90 ; DISABLED-LABEL: @smul24_v2i32(
119 ; DISABLED-LABEL: @umul24_i32(
158 ; DISABLED-LABEL: @umul24_v2i32(
201 ; DISABLED-LABEL: @smul24_i64(
363 ; DISABLED-LABEL: @umul24_i64(
429 ; DISABLED-LABEL: @smul24_i31(
464 ; DISABLED-LABEL: @umul24_i31(
[all …]
/llvm-project-15.0.7/llvm/test/CodeGen/AArch64/GlobalISel/
H A Dgisel-commandline-option-fastisel.ll5 ; RUN: | FileCheck %s --check-prefixes=DISABLED,FASTISEL
9 ; RUN: | FileCheck %s --check-prefixes=DISABLED,NOFASTISEL
14 ; RUN: | FileCheck %s --check-prefixes=DISABLED,NOFASTISEL
19 ; RUN: | FileCheck %s --check-prefixes=DISABLED,NOFASTISEL
25 ; DISABLED-NOT: IRTranslator
27 ; DISABLED: AArch64 Instruction Selection
28 ; DISABLED: Finalize ISel and expand pseudo-instructions
H A Dprelegalizercombiner-copy-prop-disabled.mir5 … --aarch64prelegalizercombinerhelper-disable-rule=copy_prop | FileCheck --check-prefix=DISABLED %s
7 # RUN: --aarch64prelegalizercombinerhelper-disable-rule="*" | FileCheck --check-prefix=DISABLED…
34 ; DISABLED-LABEL: name: test_copy
35 ; DISABLED: [[COPY:%[0-9]+]]:_(p0) = COPY $x0
36 ; DISABLED: [[COPY1:%[0-9]+]]:_(p0) = COPY [[COPY]](p0)
37 ; DISABLED: [[COPY2:%[0-9]+]]:_(p0) = COPY [[COPY1]](p0)
38 ; DISABLED: $x0 = COPY [[COPY2]](p0)
/llvm-project-15.0.7/llvm/test/Transforms/LoopUnroll/
H A Druntime-loop-at-most-two-exits.ll130 ; DISABLED-LABEL: @test(
131 ; DISABLED-NEXT: entry:
132 ; DISABLED-NEXT: br label [[HEADER:%.*]]
133 ; DISABLED: header:
136 ; DISABLED-NEXT: [[CMP:%.*]] = icmp eq i64 [[N:%.*]], 42
138 ; DISABLED: for.body:
141 ; DISABLED-NEXT: [[ADD]] = add nsw i32 [[TMP0]], [[SUM_02]]
145 ; DISABLED: for.end:
147 ; DISABLED-NEXT: ret i32 [[SUM_0_LCSSA]]
148 ; DISABLED: for.exit2:
[all …]
/llvm-project-15.0.7/llvm/test/CodeGen/ARM/
H A Dsmul.ll21 ; DISABLED-NOT: smultt
43 ; DISABLED-NOT: smlatt
55 ; DISABLED-NOT: smlabb
78 ; DISABLED-NOT: smlawb
94 ; DISABLED-NOT: smlawb
107 ; DISABLED-NOT: smlawt
121 ; DISABLED-NOT: smulwb
136 ; DISABLED-NOT: smulwb
148 ; DISABLED-NOT: smulwt
197 ; DISABLED-NOT: smulbb
[all …]
H A Da15-SD-dep.ll1 …machineinstrs -disable-a15-sd-optimization < %s | FileCheck -check-prefixes=CHECK,CHECK-DISABLED %s
2 …machineinstrs < %s | FileCheck -check-prefixes=CHECK,CHECK-DISABLED %s
8 ; CHECK-DISABLED-NOT: vdup.32 d{{[0-9]*}}, d0[0]
17 ; CHECK-DISABLED-NOT: vdup.32 d{{[0-9]*}}, d0[0]
26 ; CHECK-DISABLED-NOT: vdup.32 d{{[0-9]*}}, d0[0]
35 ; CHECK-DISABLED-NOT: vdup
50 ; CHECK-DISABLED-NOT: vdup
66 ; CHECK-DISABLED-NOT: vdup
92 ; CHECK-DISABLED-NOT: vdup
/llvm-project-15.0.7/llvm/test/DebugInfo/X86/
H A Dno_debug_ranges.ll1 …inux-gnu < %s -o - -dwarf-version=2 -no-dwarf-ranges-section | FileCheck %s --check-prefix=DISABLED
4 ; DISABLED-NOT: {{DW_AT_ranges|.debug_ranges}}
5 ; DISABLED: .section .debug_info
6 ; DISABLED-NOT: {{DW_AT_ranges|.section}}
7 ; DISABLED: .quad .Lfunc_begin0 # DW_AT_low_pc
8 ; DISABLED-NEXT: .quad .Lfunc_end1 # DW_AT_high_pc
9 ; DISABLED-NOT: {{DW_AT_ranges|.debug_ranges}}
/llvm-project-15.0.7/llvm/test/DebugInfo/Generic/
H A Dextended-loc-directive.ll3 …se=0 -O0 -dwarf-extended-loc=Disable < %s | FileCheck %s --check-prefix DISABLED --check-prefix CH…
19 ; DISABLED: .loc 1 3 3{{$}}
22 ; DISABLED: .loc 1 3 9{{$}}
27 ; DISABLED: .loc 1 4 3{{$}}
30 ; DISABLED: .loc 1 4 9{{$}}
35 ; DISABLED: .loc 1 5 1{{$}}
/llvm-project-15.0.7/compiler-rt/test/tsan/Darwin/
H A Dobjc-synchronize-cycle.mm4 // RUN: %env_tsan_opts=detect_deadlocks=0 %run %t 2>&1 | FileCheck %s --check-prefix=DISABLED
28 // DISABLED-NOT: ThreadSanitizer
29 // DISABLED: PASS

1234