Home
last modified time | relevance | path

Searched refs:pvfsub (Results 1 – 6 of 6) sorted by relevance

/llvm-project-15.0.7/llvm/test/MC/VE/
H A DVFSB.s10 # CHECK-INST: pvfsub.up %vix, %vix, %vix
14 # CHECK-INST: pvfsub.lo %vix, 22, %v22
16 pvfsub.lo %vix, 22, %v22
18 # CHECK-INST: pvfsub.up %v11, 63, %v22, %vm11
20 pvfsub.up %v11, 63, %v22, %vm11
22 # CHECK-INST: pvfsub.up %v11, %vix, %v22, %vm11
24 pvfsub.up %v11, %vix, %v22, %vm11
26 # CHECK-INST: pvfsub %v12, %v20, %v22, %vm12
28 pvfsub %v12, %v20, %v22, %vm12 label
/llvm-project-15.0.7/llvm/test/CodeGen/VE/VELIntrinsics/
H A Dvfsub.ll220 ; CHECK-NEXT: pvfsub %v0, %v0, %v1
227 declare <256 x double> @llvm.ve.vl.pvfsub.vvvl(<256 x double>, <256 x double>, i32)
235 ; CHECK-NEXT: pvfsub %v2, %v0, %v1
245 declare <256 x double> @llvm.ve.vl.pvfsub.vvvvl(<256 x double>, <256 x double>, <256 x double>, i32)
253 ; CHECK-NEXT: pvfsub %v0, %s0, %v0
255 %3 = tail call fast <256 x double> @llvm.ve.vl.pvfsub.vsvl(i64 %0, <256 x double> %1, i32 256)
260 declare <256 x double> @llvm.ve.vl.pvfsub.vsvl(i64, <256 x double>, i32)
268 ; CHECK-NEXT: pvfsub %v1, %s0, %v0
278 declare <256 x double> @llvm.ve.vl.pvfsub.vsvvl(i64, <256 x double>, <256 x double>, i32)
286 ; CHECK-NEXT: pvfsub %v2, %v0, %v1, %vm2
[all …]
/llvm-project-15.0.7/llvm/test/CodeGen/VE/Packed/
H A Dvp_fsub.ll13 ; CHECK-NEXT: pvfsub %v0, %v0, %v1, %vm2
29 ; CHECK-NEXT: pvfsub %v0, %s0, %v0, %vm2
50 ; CHECK-NEXT: pvfsub %v0, %v0, %v1, %vm2
/llvm-project-15.0.7/llvm/test/CodeGen/VE/Vector/
H A Dvp_fsub.ll11 ; CHECK-NEXT: pvfsub.up %v0, %v0, %v1, %vm1
22 ; CHECK-NEXT: pvfsub.up %v0, %s0, %v0, %vm1
38 ; CHECK-NEXT: pvfsub.up %v0, %v0, %v1, %vm1
H A Dvp_fsub_merge.ll12 ; CHECK-NEXT: pvfsub.up %v0, %v1, %v2, %vm1
24 ; CHECK-NEXT: pvfsub.up %v0, %s0, %v1, %vm1
41 ; CHECK-NEXT: pvfsub.up %v0, %v1, %v2, %vm1
/llvm-project-15.0.7/llvm/lib/Target/VE/
H A DVEInstrVec.td1124 defm PVFSUBLO : RVm<"pvfsub.lo", 0xdc, V64, I64, VM, simm7fp>;
1126 defm PVFSUBUP : RVm<"pvfsub.up", 0xdc, V64, F32, VM, simm7fp>;
1131 defm PVFSUB : RVm<"pvfsub", 0xdc, V64, I64, VM512, simm7fp>;
1132 def : MnemonicAlias<"vfsub.s", "pvfsub.up">;