| /llvm-project-15.0.7/llvm/lib/Target/Mips/ |
| H A D | MipsSEInstrInfo.cpp | 272 else if (TRI->isTypeLegalForClass(*RC, MVT::v16i8)) in storeRegToStack()
274 else if (TRI->isTypeLegalForClass(*RC, MVT::v8i16) || in storeRegToStack()
275 TRI->isTypeLegalForClass(*RC, MVT::v8f16)) in storeRegToStack()
277 else if (TRI->isTypeLegalForClass(*RC, MVT::v4i32) || in storeRegToStack()
278 TRI->isTypeLegalForClass(*RC, MVT::v4f32)) in storeRegToStack()
280 else if (TRI->isTypeLegalForClass(*RC, MVT::v2i64) || in storeRegToStack()
281 TRI->isTypeLegalForClass(*RC, MVT::v2f64)) in storeRegToStack()
350 else if (TRI->isTypeLegalForClass(*RC, MVT::v16i8)) in loadRegFromStack()
353 TRI->isTypeLegalForClass(*RC, MVT::v8f16)) in loadRegFromStack()
356 TRI->isTypeLegalForClass(*RC, MVT::v4f32)) in loadRegFromStack()
[all …]
|
| /llvm-project-15.0.7/llvm/lib/Target/AVR/ |
| H A D | AVRInstrInfo.cpp | 151 if (TRI->isTypeLegalForClass(*RC, MVT::i8)) { in storeRegToStackSlot()
153 } else if (TRI->isTypeLegalForClass(*RC, MVT::i16)) { in storeRegToStackSlot()
185 if (TRI->isTypeLegalForClass(*RC, MVT::i8)) { in loadRegFromStackSlot()
187 } else if (TRI->isTypeLegalForClass(*RC, MVT::i16)) { in loadRegFromStackSlot()
|
| H A D | AVRRegisterInfo.cpp | 100 if (TRI->isTypeLegalForClass(*RC, MVT::i16)) { in getLargestLegalSuperClass()
104 if (TRI->isTypeLegalForClass(*RC, MVT::i8)) { in getLargestLegalSuperClass()
|
| /llvm-project-15.0.7/llvm/lib/Target/M68k/ |
| H A D | M68kRegisterInfo.cpp | 95 if ((VT == MVT::Other || isTypeLegalForClass(*RC, VT)) && in getMaximalPhysRegClass()
|
| /llvm-project-15.0.7/llvm/include/llvm/CodeGen/ |
| H A D | TargetRegisterInfo.h | 294 bool isTypeLegalForClass(const TargetRegisterClass &RC, MVT T) const { in isTypeLegalForClass() function
302 bool isTypeLegalForClass(const TargetRegisterClass &RC, LLT T) const { in isTypeLegalForClass() function
|
| /llvm-project-15.0.7/llvm/lib/CodeGen/ |
| H A D | TargetRegisterInfo.cpp | 220 if ((VT == MVT::Other || isTypeLegalForClass(*RC, VT)) && in getMinimalPhysRegClass()
238 if ((!Ty.isValid() || isTypeLegalForClass(*RC, Ty)) && RC->contains(reg) && in getMinimalPhysRegClassLLT()
|
| /llvm-project-15.0.7/llvm/lib/Target/WebAssembly/ |
| H A D | WebAssemblyAsmPrinter.cpp | 64 if (TRI->isTypeLegalForClass(*TRC, T)) in getRegType()
|
| /llvm-project-15.0.7/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | InstrEmitter.cpp | 162 assert(TRI->isTypeLegalForClass(*UseRC, VT) && in EmitCopyFromReg()
|
| H A D | TargetLowering.cpp | 5253 if (RI->isTypeLegalForClass(*RC, VT)) in getRegForInlineAsmConstraint()
|
| H A D | SelectionDAGBuilder.cpp | 8542 !TRI.isTypeLegalForClass(*RC, OpInfo.ConstraintVT)) { in getRegistersForValue()
|
| /llvm-project-15.0.7/llvm/lib/Target/RISCV/ |
| H A D | RISCVISelLowering.cpp | 11816 if (TRI->isTypeLegalForClass(*RC, VT.SimpleTy)) in getRegForInlineAsmConstraint()
11820 if (TRI->isTypeLegalForClass(RISCV::VMV0RegClass, VT.SimpleTy)) in getRegForInlineAsmConstraint()
11960 if (TRI->isTypeLegalForClass(RISCV::VMRegClass, VT.SimpleTy)) in getRegForInlineAsmConstraint()
11962 if (TRI->isTypeLegalForClass(RISCV::VRRegClass, VT.SimpleTy)) in getRegForInlineAsmConstraint()
11966 if (TRI->isTypeLegalForClass(*RC, VT.SimpleTy)) { in getRegForInlineAsmConstraint()
|
| /llvm-project-15.0.7/llvm/lib/Target/VE/ |
| H A D | VEISelLowering.cpp | 2185 assert(TRI->isTypeLegalForClass(*RC, MVT::i32) && "Invalid destination!"); in emitEHSjLjSetJmp()
|
| /llvm-project-15.0.7/llvm/lib/Target/X86/ |
| H A D | X86ISelLowering.cpp | 35566 assert(TRI->isTypeLegalForClass(*RC, MVT::i32) && "Invalid destination!"); in emitEHSjLjSetJmp()
56260 if (TRI->isTypeLegalForClass(*Res.second, VT) || VT == MVT::Other) in getRegForInlineAsmConstraint()
56324 else if (TRI->isTypeLegalForClass(X86::VR128XRegClass, VT)) in getRegForInlineAsmConstraint()
56326 else if (TRI->isTypeLegalForClass(X86::VR256XRegClass, VT)) in getRegForInlineAsmConstraint()
56328 else if (TRI->isTypeLegalForClass(X86::VR512RegClass, VT)) in getRegForInlineAsmConstraint()
|
| /llvm-project-15.0.7/llvm/lib/Target/PowerPC/ |
| H A D | PPCISelLowering.cpp | 11774 assert(TRI->isTypeLegalForClass(*RC, MVT::i32) && "Invalid destination!"); in emitEHSjLjSetJmp()
|