Home
last modified time | relevance | path

Searched refs:getRegisterType (Results 1 – 19 of 19) sorted by relevance

/llvm-project-15.0.7/llvm/lib/Target/SPIRV/
H A DSPIRVISelLowering.cpp44 return getRegisterType(Context, VT); in getRegisterTypeForCallingConv()
/llvm-project-15.0.7/llvm/lib/Target/WebAssembly/
H A DWebAssemblyMachineFunctionInfo.cpp51 MVT RegisterVT = TLI.getRegisterType(Ctx, VT); in computeLegalValueVTs()
/llvm-project-15.0.7/llvm/include/llvm/DebugInfo/PDB/Native/
H A DNativeRawSymbol.h104 uint32_t getRegisterType() const override;
/llvm-project-15.0.7/llvm/include/llvm/DebugInfo/PDB/DIA/
H A DDIARawSymbol.h99 uint32_t getRegisterType() const override;
/llvm-project-15.0.7/llvm/include/llvm/DebugInfo/PDB/
H A DIPDBRawSymbol.h125 virtual uint32_t getRegisterType() const = 0;
/llvm-project-15.0.7/llvm/lib/CodeGen/
H A DTargetLoweringBase.cpp1134 MVT DestVT = TLI->getRegisterType(NewVT); in getVectorTypeBreakdownMVT()
1580 RegisterVT = getRegisterType(Context, IntermediateVT); in getVectorTypeBreakdown()
1606 MVT DestVT = getRegisterType(Context, NewVT); in getVectorTypeBreakdown()
1646 return getRegisterType(Context, ConditionVT); in getPreferredSwitchConditionType()
1676 MVT MinVT = TLI.getRegisterType(ReturnType->getContext(), MVT::i32); in GetReturnInfo()
/llvm-project-15.0.7/llvm/lib/DebugInfo/PDB/Native/
H A DNativeRawSymbol.cpp250 uint32_t NativeRawSymbol::getRegisterType() const { in getRegisterType() function in NativeRawSymbol
/llvm-project-15.0.7/llvm/include/llvm/CodeGen/
H A DTargetLowering.h1513 MVT getRegisterType(MVT VT) const { in getRegisterType() function
1519 MVT getRegisterType(LLVMContext &Context, EVT VT) const { in getRegisterType() function
1534 return getRegisterType(Context, getTypeToTransformTo(Context, VT)); in getRegisterType()
1566 unsigned RegWidth = getRegisterType(Context, VT).getSizeInBits();
1577 return getRegisterType(Context, VT); in getRegisterTypeForCallingConv()
4306 EVT MinVT = getRegisterType(Context, MVT::i32); in getTypeForExtReturn()
/llvm-project-15.0.7/llvm/unittests/DebugInfo/PDB/
H A DPDBApiTest.cpp279 MOCK_SYMBOL_ACCESSOR(getRegisterType)
/llvm-project-15.0.7/llvm/lib/CodeGen/SelectionDAG/
H A DFunctionLoweringInfo.cpp392 MVT RegisterVT = TLI->getRegisterType(Ty->getContext(), ValueVT); in CreateRegs()
H A DLegalizeDAG.cpp880 EVT LoadVT = TLI.getRegisterType(SrcVT.getSimpleVT()); in LegalizeLoadOps()
904 EVT ILoadVT = TLI.getRegisterType(IDestVT.getSimpleVT()); in LegalizeLoadOps()
1545 MVT LoadTy = TLI.getRegisterType(*DAG.getContext(), MVT::i8); in getSignAsIntValue()
H A DFastISel.cpp1011 MVT RegisterVT = TLI.getRegisterType(CLI.RetTy->getContext(), VT); in lowerCallTo()
H A DSelectionDAGBuilder.cpp808 : TLI.getRegisterType(Context, ValueVT); in RegsForValue()
9647 MVT RegisterVT = getRegisterType(CLI.RetTy->getContext(), RetVT); in LowerCallTo()
10290 MVT RegisterVT = TLI->getRegisterType(*DAG.getContext(), ValueVTs[0]); in LowerArguments()
10479 MVT RegVT = TLI->getRegisterType(*CurDAG->getContext(), VT); in LowerArguments()
H A DTargetLowering.cpp8399 MVT RegVT = getRegisterType(*DAG.getContext(), intVT); in expandUnalignedLoad()
8549 MVT RegVT = getRegisterType( in expandUnalignedStore()
H A DLegalizeIntegerTypes.cpp1568 MVT RegVT = TLI.getRegisterType(*DAG.getContext(), VT); in PromoteIntRes_VAARG()
/llvm-project-15.0.7/llvm/lib/DebugInfo/PDB/DIA/
H A DDIARawSymbol.cpp746 uint32_t DIARawSymbol::getRegisterType() const { in getRegisterType() function in DIARawSymbol
/llvm-project-15.0.7/llvm/lib/Target/Mips/
H A DMipsISelLowering.cpp103 return getRegisterType(Context, VT); in getRegisterTypeForCallingConv()
4043 EVT MinVT = getRegisterType(Context, Cond ? MVT::i64 : MVT::i32); in getTypeForExtReturn()
H A DMipsSEISelLowering.cpp777 .getRegisterType(*DAG.getContext(), VT) in shouldTransformMulToShiftsAddsSubs()
/llvm-project-15.0.7/llvm/lib/Target/X86/
H A DX86ISelLowering.cpp3336 EVT MinVT = getRegisterType(Context, ReturnMVT); in getTypeForExtReturn()